


LCFC NM-C781


GS452/GS552/GS752 MB Schematics Document

CometLake_U42 with DDR4 + Nvidia N16V-GM

2018-01

REV: 0.1

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Document Number	Rev
				FS441/FS540	0.1
				Date: Wednesday, October 16, 2019	Sheet 1 of 61



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane	State	V20B+	+3VALW +5VALW +3VALW_PCH +1.8VALW +1.05VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4 AC Only	O	O	X	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn
	2 USB3.0 Conn
	3 NC
	4 NC
	5 NC
	6 NC
USB2.0	1 USB3.0 Conn
	2 NC
	3 USB3.0 Conn
	4 USB2.0 conn
	5 Card reader
	6 Touch Screen
PCIE	7 Camera
	8 NC
	9 NC
	10 Bluetooth
	5-8 X4 DGPU
	9 WLAN
	10 NC
	11 SATA HDD
12 NC	
13-16 X4 PCIE/SATA SSD	

BOM Structure	BTO Item
@	Un-stuff
14@	For 14" part
15@	For 15" part
YOGA@	For YOGA530 part
530@	For 530S part
CD@	For C cost down
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC un-stuff part
EMC_PX@	For EMC PX part
EMC_PXNS@	For EMC PX nu-stuff part
ME@	For ME part
OPT@	For NV GPU part
OPTN16@	For NV N16S-GTR GPU part
OPTN17@	For NV N17S-G1 GPU part
TSE@	For touch screen part
TP@	For Touch Pad Part
UMA@	For UMA part


SMBUS Control Table

	SOURCE	BATT	Charger	DGPU	IT8586E	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN WiMAX
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL_EC	V	V	X	V +3VL_EC	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	X	X	V +3VG_AON	V +3VS	X	V +3VALW_PCH	X	X	V	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VL_EC	X	X	X	V +3VL_EC	X	X	V	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	X	X	V +3VALW_PCH	X	V +3VS	X	V +3VS


EC SMBus1 address EC SMBus2 address EC SMBus3 address PCH SM Bus address

Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	need to update	Thermal Sensor(NCT7718W)	1001_100xb	PMIC	need to update	DDR4 SODIMM	need to update
Charger	0001 0010 b	PCH	need to update	Wlan	Reserved		
		DGPU	need to update				


Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RDP DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			Notes List Size: Custom Document Number: FS441/FS540 Date: Wednesday, October 16, 2019 3 of 61




2 of 20
WHISKEYLAKE-U_BGA1528



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (DDR4)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size: Custom Document Number: FS441/FS540 Date: Wednesday, October 18, 2019 Sheet: 5 of 61	Rev: 0.1




3 of 20
WHISKEYLAKE-U_BGA1528




Security Classification		LC Future Center Secret Data	
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		
MCP (DDR4)		
Document Number	FS441/FS540	
Date	Wednesday, October 16, 2019	
Sheet	6 of 61	




SMBUS&SMLINK



TLS Confidentiality (Rising edge of RSMRST#)
 This signal has a weak internal pull-down.
 0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality). (Default)
 1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality).
 Notes:
 1. The internal pull-down is disabled after RSMRST# de-asserts.
 2. This signal is in the primary well.




eSPI or LPC (Rising edge of RSMRST#)
 This signal has a weak internal pull-down.
 0 = LPC is selected for EC. (Default)
 1 = eSPI is selected for EC.
 Notes:
 1. The internal pull-down is disabled after RSMRST# de-asserts.
 2. This signal is in the primary well.





Intel DCI-OOB (Rising edge of RSMRST#)
 This signal has an internal pull-down.
 0 = Disable Intel DCI-OOB (Default)
 1 = Enable Intel DCI-OOB
 Notes:
 1. The internal pull-down is disabled after RSMRST# de-asserts.
 2. When used as PCH#IO and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
 This signal is in the primary well.

SPI ROM













SPIO_MOSI# Reserved (Rising edge of RSMRST#)
SPIO_IO2# Reserved (Rising edge of RSMRST#)
SPIO_IO3# Reserved (Rising edge of RSMRST#)
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

For SPI clk signal fine tune



LPC R/C close to PCH


LPC_AD3_EC	CE4432	1	2	27P 0402 50V8J	EMC_NS@
LPC_AD2_EC	CE4428	1	2	27P 0402 50V8J	EMC_NS@
LPC_AD1_EC	CE4429	1	2	27P 0402 50V8J	EMC_NS@
LPC_AD0_EC	CE4430	1	2	27P 0402 50V8J	EMC_NS@
CLK_PCI_EC	CE4431	1	2	27P 0402 50V8J	EMC_NS@




Pin Name	Strap Description	Configuration	Default Value	When Sampled
SPKR / GPP_B14	Top Swap Override	Internal PD 0 = Disable "Top Swap" mode. (Default) 1 = Enable "Top Swap" mode.	0	Rising edge of PCH_PWROK
GSP10_MOSI / GPP_B18	No Reboot	Internal PD 0 = Disable "No Reboot" mode. (Default) 1 = Enable "No Reboot" mode.	0	Rising edge of PCH_PWROK
SPSP11_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Internal PD 0 = SPT (Default) 1 = LPC	0	Rising edge of PCH_PWROK



GPP_B18_NO_REBOOT
 0 = Disable "No Reboot" mode. (Default)
 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XIP.

M.2 CNVi Mode Select (Rising edge of RSMRST#)
 An external pull-up or pull-down is required.
 0 = Integrated CNVi enable.
 1 = Integrated CNVi disable.




Note: CNVi RGI_DT pin gets the pull-down resistor (1K ohm) from the internal CRF module when CNVi is enabled. There must not be any pull-down resistor connected on the board.






RC3066&RC3065 & RC3097 需要
change bom structure :common 需要
14&15;
15@&14or15@-----&14or17@---- KEEP




Board ID	Function	Description	Staff R	ID1(GPP_F13)	ID6(GPP_F13)
BOARD ID[1:3]	PROJECT ID(RESERVE)	00		PU:RC808	PU:RC807
		01		PD:RC818	PD:RC824
		10			
		11			
BOARD ID[3:2]	GPUID	00	UANA	0 (RC820)	0 (RC819)
		01	DIS-N14x	0 (RC820)	0 (RC809)
		10		0 (RC820)	0 (RC809)
		11	DIS-N17x	0 (RC820)	0 (RC809)
BOARD ID[6:4]	Memory Down ID	000	SAM40		
		001	SAM3G	0 (RC823)	0 (RC811)
		010	MICRON4G	0 (RC823)	1 (RC811)
		011	MICRON5G	0 (RC823)	1 (RC811)
		100	HY1G	0 (RC812)	0 (RC822)
		101	HY1G	1 (RC812)	0 (RC822)
		110		1 (RC812)	1 (RC811)
		111	SODD4(NO on board)	1 (RC812)	1 (RC822)
BOARD ID[7]	Touch SCREEN ID	0	NTS	0 (RC824)	0 (RC824)
		1	TS	1 (RC819)	1 (RC819)
				0 (RC824)	0 (RC824)
				1 (RC819)	1 (RC819)
BOARD ID[8]	FP ID	0	NFP	0 (RC3064)	0 (RC3064)
		1	FP	1 (RC3064)	1 (RC3064)
				0 (RC3064)	0 (RC3064)
				1 (RC3064)	1 (RC3064)
BOARD ID[10:9]	Panel Size	00	14"	0 (RC3065)	0 (RC3065)
		01	15"	0 (RC3065)	0 (RC3065)
		10	17"	1 (RC3065)	0 (RC3065)
		11	Reserved	1 (RC3065)	0 (RC3065)
BOARD ID[11]	RESERVE			ID11(GPP_F22)	PU:RC3098
					PD:RC3087
BOARD ID[12]	RESERVE			ID13(GPP_F10)	PU:RC3077
					PD:RC3078








Security Classification: LC Future Center Secret Data
 Issued Date: 2015/08/20
 Deciphered Date: 2016/08/20
 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Title: MCP (CSI2,EMMC,CLOCK) LGFC
 Document Number: FS441/FS540
 Date: Wednesday, October 16, 2019 | Sheet 10 of 61
 Rev: 0.1







- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation; No stall.
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de assertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

3.0V Select (Input pin must always be driven to a valid logic level)
 External pull-up or pull-down is required
 0 = 3.3V supply is 3.3V +/- 5%
 1 = 3.3V supply is 3.0V +/- 5%
 Note: This strap should only be used for specific targeted 1S battery systems






Security Classification			LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (SYSTEM PWR MANA [1] [2])		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	Custom	Document Number	FS441/FS540		Rev	0.1
Date:	Wednesday, October 16, 2019		Sheet	11	of	61








Icc-ST Max=60mA
Voltage=1.05V
Icc-STG Max=20mA
Voltage=1.05V
Icc-OC Max=120mA
Voltage=1.2V
Icc-PLL Max=130mA
Voltage=1.05V



14 of 30
WHISKEYLAKE-U_BGA1528



15 of 30
WHISKEYLAKE-U_BGA1528



Power Rail	Capacitor Value	Notes
VDDQ	4x 1uF 0402/0201	Note 2
	3x 10uF 0402	
	1x 22uF 0603	
VCCIO	4x 1uF 0201	Note 2
	6x 10uF 0402	Note 2
	4x 0402	Placeholder Only
VCCPLL_OC	1x 1uF 0402/0201	Note 4
VCCPLL	2x 1uF 0402/0201	Note 2, 4
	1x 22uF/47uF 0805	Can be placed on as either Primary or back side cap. Note 3, 4
VCCST	1x 1uF 0402/0201	Note 2, 4
VCCSTG	1x 1uF 0402/0201	Note 2

Notes: 1. The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ' 150kHz e.g., 600kHz switching VR.
 2. Component placement order: Package edge > 0201 > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source.
 3. It is important to make sure that the noise on VCCPLL rail must be limited to +/-5% VR specification below 150kHz - as this will potentially impact the PLL failing to phase lock. Where necessary, the 0805 can be stuffed with a 22uF or 47uF to assist noise reduction. While stuffing the 0805 cap may reduce noise coupling, one should still route VCCPLL rail carefully (avoid noisy and high current rail) to mitigate any potential issue.
 4. Do not merge VccPLL, VccPLL_OC, VccST to any noisy and high current power rail and do not route them close/adjacent to and reference to any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.

UC1S		
BT35	VSS_145	VSS_217
D6	VSS_146	VSS_218
AL32	VSS_147	VSS_219
BT36	VSS_148	VSS_220
D8	VSS_149	VSS_221
AL7	VSS_150	VSS_222
D9	VSS_151	VSS_223
AM10	VSS_152	VSS_224
BU11	VSS_153	VSS_225
E23	VSS_154	VSS_226
AM28	VSS_155	VSS_227
E27	VSS_156	VSS_228
AM33	VSS_157	VSS_229
BU23	VSS_158	VSS_230
E29	VSS_159	VSS_231
AM35	VSS_160	VSS_232
BU24	VSS_161	VSS_233
E31	VSS_162	VSS_234
BU25	VSS_163	VSS_235
E33	VSS_164	VSS_236
AN25	VSS_165	VSS_237
BU7	VSS_166	VSS_238
E9	VSS_167	VSS_239
AN28	VSS_168	VSS_240
BV11	VSS_169	VSS_241
F12	VSS_170	VSS_242
AN29	VSS_171	VSS_243
F15	VSS_172	VSS_244
AN30	VSS_173	VSS_245
F18	VSS_174	VSS_246
AN31	VSS_175	VSS_247
BV3	VSS_176	VSS_248
F2	VSS_177	VSS_249
AN7	VSS_178	VSS_250
BV31	VSS_179	VSS_251
F21	VSS_180	VSS_252
AN8	VSS_181	VSS_253
BV33	VSS_182	VSS_254
F24	VSS_183	VSS_255
BV4	VSS_184	VSS_256
F3	VSS_185	VSS_257
AP3	VSS_186	VSS_258
BW11	VSS_187	VSS_259
F4	VSS_188	VSS_260
AP33	VSS_189	VSS_261
BW15	VSS_190	VSS_262
G21	VSS_191	VSS_263
AP36	VSS_192	VSS_264
G27	VSS_193	VSS_265
AP4	VSS_194	VSS_266
G33	VSS_195	VSS_267
AR26	VSS_196	VSS_268
G35	VSS_197	VSS_269
G36	VSS_198	VSS_270
AT33	VSS_199	VSS_271
BW24	VSS_200	VSS_272
G9	VSS_201	VSS_273
AT35	VSS_202	VSS_274
H21	VSS_203	VSS_275
AT36	VSS_204	VSS_276
BW7	VSS_205	VSS_277
H27	VSS_206	VSS_278
AT4	VSS_207	VSS_279
BY11	VSS_208	VSS_280
AU10	VSS_209	VSS_281
BY15	VSS_210	VSS_282
H9	VSS_211	VSS_283
AU28	VSS_212	VSS_284
BY22	VSS_213	VSS_285
J12	VSS_214	VSS_286
AU29	VSS_215	VSS_287
J15	VSS_216	VSS_288
		VSS_289

18 of 20
WHISKEYLAKE-U_BGA1528
@

UC1T		
N6	VSS_290	VSS_362
B37	VSS_291	VSS_363
CE3	VSS_292	VSS_364
P10	VSS_293	VSS_365
B5	VSS_294	VSS_366
CB33	VSS_295	VSS_367
P3	VSS_296	VSS_368
B7	VSS_297	VSS_369
CB4	VSS_298	VSS_370
P33	VSS_299	VSS_371
B9	VSS_300	VSS_372
CB7	VSS_301	VSS_373
P36	VSS_302	VSS_374
BA10	VSS_303	VSS_375
CC11	VSS_304	VSS_376
P4	VSS_305	VSS_377
BA28	VSS_306	VSS_378
P7	VSS_307	VSS_379
BA3	VSS_308	VSS_380
CC20	VSS_309	VSS_381
P27	VSS_310	VSS_382
BB3	VSS_311	VSS_383
CC25	VSS_312	VSS_384
P28	VSS_313	VSS_385
BB33	VSS_314	VSS_386
CC28	VSS_315	VSS_387
R29	VSS_316	VSS_388
BB36	VSS_317	VSS_389
CC31	VSS_318	VSS_390
R30	VSS_319	VSS_391
CB4	VSS_320	VSS_392
CC7	VSS_321	VSS_393
R31	VSS_322	VSS_394
BC25	VSS_323	VSS_395
CD11	VSS_324	VSS_396
R7	VSS_325	VSS_397
CD12	VSS_326	VSS_398
R30	VSS_327	VSS_399
BC29	VSS_328	VSS_400
CD14	VSS_329	VSS_401
R33	VSS_330	VSS_402
BC32	VSS_331	VSS_403
CD24	VSS_332	VSS_404
R36	VSS_333	VSS_405
CD25	VSS_334	VSS_406
T7	VSS_335	VSS_407
BC8	VSS_336	VSS_408
CE33	VSS_337	VSS_409
U26	VSS_338	VSS_410
BD28	VSS_339	VSS_411
CE35	VSS_340	VSS_412
U7	VSS_341	VSS_413
BD33	VSS_342	VSS_414
CE36	VSS_343	VSS_415
V26	VSS_344	VSS_416
BD36	VSS_345	VSS_417
CF11	VSS_346	VSS_418
V27	VSS_347	VSS_419
BD36	VSS_348	VSS_420
CF11	VSS_349	VSS_421
V3	VSS_350	VSS_422
BE10	VSS_351	VSS_423
CF14	VSS_352	VSS_424
V30	VSS_353	VSS_425
BE28	VSS_354	VSS_426
CF19	VSS_355	VSS_427
V33	VSS_356	VSS_428
BE29	VSS_357	VSS_429
CF2	VSS_358	VSS_430
V36	VSS_359	VSS_431
BE3	VSS_360	VSS_432
	VSS_361	VSS_433

19 of 20
WHISKEYLAKE-U_BGA1528
@

UC1R		
CR34	VSS_1	VSS_73
BT5	VSS_2	VSS_74
BY6	VSS_3	VSS_75
CP35	VSS_4	VSS_76
CM37	VSS_5	VSS_77
CK37	VSS_6	VSS_78
AW1	VSS_7	VSS_79
CM1	VSS_8	VSS_80
BD6	VSS_9	VSS_81
AY4	VSS_10	VSS_82
B34	VSS_11	VSS_83
E35	VSS_12	VSS_84
AW	VSS_13	VSS_85
AE24	VSS_14	VSS_86
AE26	VSS_15	VSS_87
AF25	VSS_16	VSS_88
AG24	VSS_17	VSS_89
AC26	VSS_18	VSS_90
AH24	VSS_19	VSS_91
AH25	VSS_20	VSS_92
B2	VSS_21	VSS_93
B36	VSS_22	VSS_94
C36	VSS_23	VSS_95
C37	VSS_24	VSS_96
Y3	VSS_25	VSS_97
CN2	VSS_26	VSS_98
CN37	VSS_27	VSS_99
CP2	VSS_28	VSS_100
D11	VSS_29	VSS_101
A32	VSS_30	VSS_102
F33	VSS_31	VSS_103
A3	VSS_32	VSS_104
BJ7	VSS_33	VSS_105
CJ36	VSS_34	VSS_106
A36	VSS_35	VSS_107
BK10	VSS_36	VSS_108
C4	VSS_37	VSS_109
AB27	VSS_38	VSS_110
BK2	VSS_39	VSS_111
CK1	VSS_40	VSS_112
AB3	VSS_41	VSS_113
BK28	VSS_42	VSS_114
AB30	VSS_43	VSS_115
BK3	VSS_44	VSS_116
CA4	VSS_45	VSS_117
AB33	VSS_46	VSS_118
BK33	VSS_47	VSS_119
CK7	VSS_48	VSS_120
AB36	VSS_49	VSS_121
BK4	VSS_50	VSS_122
CL2	VSS_51	VSS_123
AB4	VSS_52	VSS_124
BK7	VSS_53	VSS_125
CM13	VSS_54	VSS_126
AB7	VSS_55	VSS_127
BL25	VSS_56	VSS_128
CM17	VSS_57	VSS_129
AC10	VSS_58	VSS_130
BL26	VSS_59	VSS_131
CM21	VSS_60	VSS_132
BL29	VSS_61	VSS_133
CM25	VSS_62	VSS_134
AC30	VSS_63	VSS_135
BL30	VSS_64	VSS_136
CM29	VSS_65	VSS_137
BL31	VSS_66	VSS_138
CM31	VSS_67	VSS_139
AD33	VSS_68	VSS_140
BL32	VSS_69	VSS_141
CM33	VSS_70	VSS_142
AD35	VSS_71	VSS_143
	VSS_72	VSS_144

17 of 20
WHISKEYLAKE-U_BGA1528
@

TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R668	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

↑
Logic

TABLE : PCH ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM


↑
Logic

TABLE : Functional Strap


GPP_B18/GSPI0_MOSI (No Reboot)	R563
HIGH Enable "No Reboot" Mode	ASM
LOW Disable "No Reboot" Mode (Default)	NO ASM

← LOGIC


DDR4 SO-DIMM




Note:
VREF trace width: 20 mils at least
Spacing: 20mils to other signal/planes
Place near DIMM socket



Layout Note:
Place near DIMM



SPD address setting



SPD Address = 010

N16x GPIO





GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU Core VDD PWM control signal
GPIO1	OUT	N/A	FB Enable for GC6 2.0
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing--3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT		FBVREF_ALTV for GDDR5
GPIO11	OUT	-	
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

Performance Mode P0 TDP and EDP-Continuous current (GDDR5)

Products	GPU		Mem	Min Core Clk			NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		(1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)			
N16S-GMR	16	1.6	849	TBD	19	TBD	2	TBD	4.2	TBD	800	TBD	60	TBD			
N16S-GTR	18	1.7	967		26.5		2		4.2		800		60				

N16x Multi-level Straps

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved (keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS	Reserved (keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				



PEX_DVDD/Q Decoupling

MLCC	N16	N17	location
1.0uF	1	1	Under
4.7uF	0	1	Near
4.7uF	1	2	Near
10uF	0	2	Midway
22uF	0	1	




PEX_HVDD/Q Decoupling

MLCC	N16	N17	location
1.0uF	1	4	Under
4.7uF	1	2	Near
10uF	1	2	Midway
22uF	1	1	

PEX_PLL_HVDD/Q Decoupling




MLCC	N16	N17	location
0.1uF	1	1	Near

PEX LANES 15-16 ARE DEFEATURED



FB_PLL/Q Decoupling



MLCC	N16	N17	location
0.1uF	2	4	Under
22uF	1	1	Near



trace width: 16mils
differential voltage sensing.
differential signal routing.


NVDD/Q Decoupling

MLCC	N16	N17	location
4.7uF	10	12	Under
1.0uF	4	5	
47uF	1	0	
10uF	0	11	Near
22uF	1	4	
4.7uF	5	4	
330uF	1	2	




FBVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	2	0	Under
1.0uF	2	8	
4.7uF	2	0	
10uF	0	2	Near
10uF	1	1	
22uF	1	3	



Pin	Value
CALIBRATION PIN	GDDR5
FB_CAL x PD_VDDQ	40.2ohm
FB_CAL x PU_GND	40.2ohm
FB CAL xTERM GND	60.4ohm




N16 3V3_MAIN(N17 VDD_18) Decoupling

MLCC	N16	N17	location
0.1uF	2	2	Under
1.0uF	1	1	Near
4.7uF	1	1	Near



N16 3V3_AON(N17 1V8_AON) Decoupling

MLCC	N16	N17	location
0.1uF	1	2	Under
1.0uF	1	1	Near
4.7uF	1	1	Near


PXE_VDD & 1V8_AON




+1.8VG_AON TO +1.8VGS




RV2316 建虚拟料号, N16=470 ohm, N17=5.11 ohm





PEX_PLLVDD/Q Decoupling

MLCC	N16	N17	location
1.0uF	1	NA	Under
1uF	1	NA	Near
4.7uF	1	NA	




PEX_SVDD/Q Decoupling

MLCC	N16	N17	location
4.7uF	2	NA	Near

XS_PLLVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	1	1	Under
22uF	1	0	Near








GPCPLL_AVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	NA	1	Under
4.7uF	NA	1	Near
22uF	NA	1	

SP_PLLVDD & VID_PLLVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	2	2	Under
10uF	1	0	Near
47uF	1	0	





Internal Thermal Sensor

- I2CS_SCL Dg VGA_SMB_CK2
- I2CS_SDA Dg VGA_SMB_DA2
- I2CC_SCL Ag I2CC_SCL
- I2CC_SDA Bg I2CC_SDA
- I2CB_SCL Cg I2CB_SCL
- I2CB_SDA Cg I2CB_SDA
- C6 NVVDD_PWM_VID → NVVDD_PWM_VID 57
- B2 FB_GCB_EN → FB_GCB_EN 44
- D6 CPU_EVENT# → CPU_EVENT# 1
- C7 NVVDD5_PWM → NVVDD5_PWM 1
- F9 1.8VGS_PWR_EN → 1.8VGS_PWR_EN 1
- A4 PSI_VGA → PSI_VGA 57
- E9 MEM_VDD_CTL → MEM_VDD_CTL 27
- F8 VGA_ALERT# → VGA_ALERT# 44
- C5 GPIO10_FBREF_ALTIV → GPIO10_FBREF_ALTIV 27
- D7 VGA_AC_DET → VGA_AC_DET 44
- D5 SYS_PEX_RST_MON# → SYS_PEX_RST_MON# 44
- C4 GPU_PEX_RST_HOLD#_GPU → GPU_PEX_RST_HOLD# 44
- D7 VGA_CRD_DATA → VGA_CRD_DATA 44
- D7 VGA_CRD_CLK → VGA_CRD_CLK 44

Internal Thermal Sensor

- TV2602 → AEB → I2TAG_TCK
- TV2603 → AEB → I2TAG_TDI
- TV2604 → AEB → I2TAG_TDO
- TV2605 → AG4 → I2TAG_TMS
- AG4 → I2TAG_TRST_N
- AD9 → NVJTAG_SEL

Internal Thermal Sensor

- VGA_CRD_DATA 2.2K_0404_4P2R_5% → 2
- VGA_CRD_CLK 2.2K_0404_4P2R_5% → 3
- I2CB_SCL 2.2K_0404_4P2R_5% → 2
- I2CB_SDA 2.2K_0404_4P2R_5% → 3
- I2CC_SCL 2.2K_0404_4P2R_5% → 2
- I2CC_SDA 2.2K_0404_4P2R_5% → 3
- MEM_VDD_CTL RV224 1 → 2 10K_0402_5%
- 1.8VGS_PWR_EN_R RV18 2 → 1 1K_0402_1%
- OVERT# RV20 1 → 2 10K_0402_5%
- VGA_ALERT# RV23 1 → 2 10K_0402_5%
- VGA_AC_DET_R RV26 1 → 2 10K_0402_5%
- PSI_VGA RV29 1 → 2 10K_0402_5%
- GPU_PEX_RST_HOLD# RV31 1 → 2 10K_0402_5%

Internal Thermal Sensor

- RV2617 10K_0402_5% → OPT@
- RV2618 10K_0402_5% → OPTN16@
- RV2622 10K_0402_5% → OPT@
- RV2632 10K_0402_5% → OPTN16@
- RV2631 10K_0402_5% → OPTN17@
- RV2631 10K_0402_5% → OPTN17@
- RV2621 100K_0402_5% → OPT@
- RV2620 100K_0402_5% → OPT@
- RV2623 100K_0402_5% → OPT@
- RV2624 100K_0402_5% → OPT@
- RV2625 100K_0402_5% → OPT@
- RV2626 100K_0402_5% → OPT@
- RV2627 100K_0402_5% → OPT@
- RV2628 100K_0402_5% → OPT@
- RV2629 100K_0402_5% → OPT@
- RV2630 100K_0402_5% → OPT@
- RV2631 100K_0402_5% → OPT@
- RV2632 100K_0402_5% → OPT@
- RV2633 100K_0402_5% → OPT@
- RV2634 100K_0402_5% → OPT@
- RV2635 100K_0402_5% → OPT@
- RV2636 100K_0402_5% → OPT@
- RV2637 100K_0402_5% → OPT@
- RV2638 100K_0402_5% → OPT@
- RV2639 100K_0402_5% → OPT@
- RV2640 100K_0402_5% → OPT@
- RV2641 100K_0402_5% → OPT@
- RV2642 100K_0402_5% → OPT@
- RV2643 100K_0402_5% → OPT@
- RV2644 100K_0402_5% → OPT@
- RV2645 100K_0402_5% → OPT@
- RV2646 100K_0402_5% → OPT@
- RV2647 100K_0402_5% → OPT@
- RV2648 100K_0402_5% → OPT@
- RV2649 100K_0402_5% → OPT@
- RV2650 100K_0402_5% → OPT@
- RV2651 100K_0402_5% → OPT@
- RV2652 100K_0402_5% → OPT@
- RV2653 100K_0402_5% → OPT@
- RV2654 100K_0402_5% → OPT@
- RV2655 100K_0402_5% → OPT@
- RV2656 100K_0402_5% → OPT@
- RV2657 100K_0402_5% → OPT@
- RV2658 100K_0402_5% → OPT@
- RV2659 100K_0402_5% → OPT@
- RV2660 100K_0402_5% → OPT@
- RV2661 100K_0402_5% → OPT@
- RV2662 100K_0402_5% → OPT@
- RV2663 100K_0402_5% → OPT@
- RV2664 100K_0402_5% → OPT@
- RV2665 100K_0402_5% → OPT@
- RV2666 100K_0402_5% → OPT@
- RV2667 100K_0402_5% → OPT@
- RV2668 100K_0402_5% → OPT@
- RV2669 100K_0402_5% → OPT@
- RV2670 100K_0402_5% → OPT@
- RV2671 100K_0402_5% → OPT@
- RV2672 100K_0402_5% → OPT@
- RV2673 100K_0402_5% → OPT@
- RV2674 100K_0402_5% → OPT@
- RV2675 100K_0402_5% → OPT@
- RV2676 100K_0402_5% → OPT@
- RV2677 100K_0402_5% → OPT@
- RV2678 100K_0402_5% → OPT@
- RV2679 100K_0402_5% → OPT@
- RV2680 100K_0402_5% → OPT@
- RV2681 100K_0402_5% → OPT@
- RV2682 100K_0402_5% → OPT@
- RV2683 100K_0402_5% → OPT@
- RV2684 100K_0402_5% → OPT@
- RV2685 100K_0402_5% → OPT@
- RV2686 100K_0402_5% → OPT@
- RV2687 100K_0402_5% → OPT@
- RV2688 100K_0402_5% → OPT@
- RV2689 100K_0402_5% → OPT@
- RV2690 100K_0402_5% → OPT@
- RV2691 100K_0402_5% → OPT@
- RV2692 100K_0402_5% → OPT@
- RV2693 100K_0402_5% → OPT@
- RV2694 100K_0402_5% → OPT@
- RV2695 100K_0402_5% → OPT@
- RV2696 100K_0402_5% → OPT@
- RV2697 100K_0402_5% → OPT@
- RV2698 100K_0402_5% → OPT@
- RV2699 100K_0402_5% → OPT@
- RV2700 100K_0402_5% → OPT@

Internal Thermal Sensor

- RV2921 10K_0402_5% → OPT@
- RV2922 10K_0402_5% → OPT@
- RV2923 10K_0402_5% → OPTN5@
- RV2924 10K_0402_5% → OPT@
- RV2925 10K_0402_5% → OPT@
- RV2926 10K_0402_5% → OPT@
- RV2927 10K_0402_5% → OPT@
- RV2928 10K_0402_5% → OPT@
- RV2929 10K_0402_5% → OPT@
- RV2930 10K_0402_5% → OPT@
- RV2931 10K_0402_5% → OPT@
- RV2932 10K_0402_5% → OPT@
- RV2933 10K_0402_5% → OPT@
- RV2934 10K_0402_5% → OPT@
- RV2935 10K_0402_5% → OPT@
- RV2936 10K_0402_5% → OPT@
- RV2937 10K_0402_5% → OPT@
- RV2938 10K_0402_5% → OPT@
- RV2939 10K_0402_5% → OPT@
- RV2940 10K_0402_5% → OPT@
- RV2941 10K_0402_5% → OPT@
- RV2942 10K_0402_5% → OPT@
- RV2943 10K_0402_5% → OPT@
- RV2944 10K_0402_5% → OPT@
- RV2945 10K_0402_5% → OPT@
- RV2946 10K_0402_5% → OPT@
- RV2947 10K_0402_5% → OPT@
- RV2948 10K_0402_5% → OPT@
- RV2949 10K_0402_5% → OPT@
- RV2950 10K_0402_5% → OPT@
- RV2951 10K_0402_5% → OPT@
- RV2952 10K_0402_5% → OPT@
- RV2953 10K_0402_5% → OPT@
- RV2954 10K_0402_5% → OPT@
- RV2955 10K_0402_5% → OPT@
- RV2956 10K_0402_5% → OPT@
- RV2957 10K_0402_5% → OPT@
- RV2958 10K_0402_5% → OPT@
- RV2959 10K_0402_5% → OPT@
- RV2960 10K_0402_5% → OPT@
- RV2961 10K_0402_5% → OPT@
- RV2962 10K_0402_5% → OPT@
- RV2963 10K_0402_5% → OPT@
- RV2964 10K_0402_5% → OPT@
- RV2965 10K_0402_5% → OPT@
- RV2966 10K_0402_5% → OPT@
- RV2967 10K_0402_5% → OPT@
- RV2968 10K_0402_5% → OPT@
- RV2969 10K_0402_5% → OPT@
- RV2970 10K_0402_5% → OPT@
- RV2971 10K_0402_5% → OPT@
- RV2972 10K_0402_5% → OPT@
- RV2973 10K_0402_5% → OPT@
- RV2974 10K_0402_5% → OPT@
- RV2975 10K_0402_5% → OPT@
- RV2976 10K_0402_5% → OPT@
- RV2977 10K_0402_5% → OPT@
- RV2978 10K_0402_5% → OPT@
- RV2979 10K_0402_5% → OPT@
- RV2980 10K_0402_5% → OPT@
- RV2981 10K_0402_5% → OPT@
- RV2982 10K_0402_5% → OPT@
- RV2983 10K_0402_5% → OPT@
- RV2984 10K_0402_5% → OPT@
- RV2985 10K_0402_5% → OPT@
- RV2986 10K_0402_5% → OPT@
- RV2987 10K_0402_5% → OPT@
- RV2988 10K_0402_5% → OPT@
- RV2989 10K_0402_5% → OPT@
- RV2990 10K_0402_5% → OPT@
- RV2991 10K_0402_5% → OPT@
- RV2992 10K_0402_5% → OPT@
- RV2993 10K_0402_5% → OPT@
- RV2994 10K_0402_5% → OPT@
- RV2995 10K_0402_5% → OPT@
- RV2996 10K_0402_5% → OPT@
- RV2997 10K_0402_5% → OPT@
- RV2998 10K_0402_5% → OPT@
- RV2999 10K_0402_5% → OPT@
- RV3000 10K_0402_5% → OPT@


Internal Thermal Sensor

- RV2921 10K_0402_5% → OPT@
- RV2922 10K_0402_5% → OPT@
- RV2923 10K_0402_5% → OPTN5@
- RV2924 10K_0402_5% → OPT@
- RV2925 10K_0402_5% → OPT@
- RV2926 10K_0402_5% → OPT@
- RV2927 10K_0402_5% → OPT@
- RV2928 10K_0402_5% → OPT@
- RV2929 10K_0402_5% → OPT@
- RV2930 10K_0402_5% → OPT@
- RV2931 10K_0402_5% → OPT@
- RV2932 10K_0402_5% → OPT@
- RV2933 10K_0402_5% → OPT@
- RV2934 10K_0402_5% → OPT@
- RV2935 10K_0402_5% → OPT@
- RV2936 10K_0402_5% → OPT@
- RV2937 10K_0402_5% → OPT@
- RV2938 10K_0402_5% → OPT@
- RV2939 10K_0402_5% → OPT@
- RV2940 10K_0402_5% → OPT@
- RV2941 10K_0402_5% → OPT@
- RV2942 10K_0402_5% → OPT@
- RV2943 10K_0402_5% → OPT@
- RV2944 10K_0402_5% → OPT@
- RV2945 10K_0402_5% → OPT@
- RV2946 10K_0402_5% → OPT@
- RV2947 10K_0402_5% → OPT@
- RV2948 10K_0402_5% → OPT@
- RV2949 10K_0402_5% → OPT@
- RV2950 10K_0402_5% → OPT@
- RV2951 10K_0402_5% → OPT@
- RV2952 10K_0402_5% → OPT@
- RV2953 10K_0402_5% → OPT@
- RV2954 10K_0402_5% → OPT@
- RV2955 10K_0402_5% → OPT@
- RV2956 10K_0402_5% → OPT@
- RV2957 10K_0402_5% → OPT@
- RV2958 10K_0402_5% → OPT@
- RV2959 10K_0402_5% → OPT@
- RV2960 10K_0402_5% → OPT@
- RV2961 10K_0402_5% → OPT@
- RV2962 10K_0402_5% → OPT@
- RV2963 10K_0402_5% → OPT@
- RV2964 10K_0402_5% → OPT@
- RV2965 10K_0402_5% → OPT@
- RV2966 10K_0402_5% → OPT@
- RV2967 10K_0402_5% → OPT@
- RV2968 10K_0402_5% → OPT@
- RV2969 10K_0402_5% → OPT@
- RV2970 10K_0402_5% → OPT@
- RV2971 10K_0402_5% → OPT@
- RV2972 10K_0402_5% → OPT@
- RV2973 10K_0402_5% → OPT@
- RV2974 10K_0402_5% → OPT@
- RV2975 10K_0402_5% → OPT@
- RV2976 10K_0402_5% → OPT@
- RV2977 10K_0402_5% → OPT@
- RV2978 10K_0402_5% → OPT@
- RV2979 10K_0402_5% → OPT@
- RV2980 10K_0402_5% → OPT@
- RV2981 10K_0402_5% → OPT@
- RV2982 10K_0402_5% → OPT@
- RV2983 10K_0402_5% → OPT@
- RV2984 10K_0402_5% → OPT@
- RV2985 10K_0402_5% → OPT@
- RV2986 10K_0402_5% → OPT@
- RV2987 10K_0402_5% → OPT@
- RV2988 10K_0402_5% → OPT@
- RV2989 10K_0402_5% → OPT@
- RV2990 10K_0402_5% → OPT@
- RV2991 10K_0402_5% → OPT@
- RV2992 10K_0402_5% → OPT@
- RV2993 10K_0402_5% → OPT@
- RV2994 10K_0402_5% → OPT@
- RV2995 10K_0402_5% → OPT@
- RV2996 10K_0402_5% → OPT@
- RV2997 10K_0402_5% → OPT@
- RV2998 10K_0402_5% → OPT@
- RV2999 10K_0402_5% → OPT@
- RV3000 10K_0402_5% → OPT@

Security Classification				LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	GPU_GPIO/JTAG		Rev	0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENTS DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size	Document Number			FS441/FS540		Date	Wednesday, October 15, 2015 11:58:28 AM

Lower 32 bits






MF=0 No Mirror




upper 32 bits




MF=0 No Mirror






GPU	FB Memory (GDDR5)		RAMCFG[4:0]	STRAP2	STRAP1	STRAP0
8Gb	Samsung 8Gb	K4G80325FB-HC28	0 (0x0000)	L	L	L
	Micron 8Gb	MT51J256M32HF-70:A	1 (0x0001)	L	L	H
	Hynix 8Gb	H5GC8H24MJR-R0C	2 (0x0010)	L	H	L



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

- 1: SMB_ALT_ADDR ENABLE
- 0: SMB_ALT_ADDR DISABLE
- 1: DEVID_SEL REBRAND
- 0: DEVID_SEL ORIGINAL
- 1: PCIE_CFG LOW POWER
- 0: PCIE_CFG HIGH POWER
- 1: VGA_DEVICE ENABLE
- 0: VGA_DEVICE DISABLE



	ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
N17S-G1	H	H	M	0000
N16S-GTR				





- 1: ENABLE 0: DISABLE
- SOR0/1/2/3 DISABLE

DEVID_SEL	
0	(Default)
1	


PCIE_CFG	
0	(Default)
1	

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)



20Pin CONN



24Pin CONN



30Pin CONN

5

4

3

2

1

D

D

C

C

B

B

A

A



Title		
<Title>		
Size A	Document Number FS441/FS540	Rev 0.1
Date:	Wednesday, October 16, 2019	Sheet 31 of 61


5

4

3

2




1






TABLE

Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ2.0 FW 7.61	ST Micro ST33HTPH2E32AHB4	Nuvoton NPCT750LABYX	NATIONZ Z32H330TC
1	VDD	NC/VDD	NC	VSB	VDD
2	GND	NC	GND	NC	GND
3	GPIO	NC	NC	NC	NC
4	GPIO	NC	NC	PP/GPIO6	NC
5	NC	NC	NC	NC	NC
6	VNC/GPIO	GPIO	GPIO	GPIO3	NC
7	GPIO/VDD	PP	PP	NC	PP
8	VDD	VDD	NC	VHIO	VDD
9	GND	GND	NC	NC	GND
10	VNC	NC	NC	NC	NC
11	NC	NC	NC	NC	NC
12	NC	NC	NC	NC	NC
13	VNC/GPIO	NC	NC	GPIO4	NC
14	VDD	NC/VDD	NC	NC	VDD
15	NC	NC	NC	NC	NC
16	GND	NC/GND	NC	GND	GND
17	SPL_RST#	RST#	SPL_RST#	PLTRST#	SPL_RST#
18	SPL_PIRQ#	SPL_PIRQ#	SPL_PIRQ#	PIRQ#/GPIO2	SPL_PIRQ#
19	SPL_CLK	SCLK	SPL_CLK	SCLK	SPL_CLK
20	SPL_CS#	CS#	SPL_CS#	SCS#/GPIO5	SPL_CS#
21	MOSI	MOSI	MOSI	MOSI/GPIO7	MOSI
22	VDD	VDD	VPS	VHIO	VDD
23	GND	GND	NC	GND	GND
24	MISO	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC	NC
26	NC	NC	NC	NC	NC
27	NC	NC	NC	NC	NC
28	NC	NC	NC	NC	NC
29	VNC/GPIO	NC	NC	SDA/GPIO0	NC
30	VNC/GPIO	NC	NC	SCL/GPIO1	NC
31	VNC	NC	NC	NC	NC
32	GND	GND	NC	NC	GND


LCD POWER CIRCUIT




CMOS Camera



EMI request close to connector






Camera









Touch Screen

close to connector



4	CPU_HDMI_TXP0	CPU_HDMI_TXP0	C3405	1	2	1U	0402	10V6-K	HDMI_TX0_DP_C
4	CPU_HDMI_TXN0	CPU_HDMI_TXN0	C3406	1	2	.1U	0402	10V6-K	HDMI_TX0_DN_C
4	CPU_HDMI_TXP1	CPU_HDMI_TXP1	C3403	1	2	1U	0402	10V6-K	HDMI_TX1_DP_C
4	CPU_HDMI_TXN1	CPU_HDMI_TXN1	C3404	1	2	1U	0402	10V6-K	HDMI_TX1_DN_C
4	CPU_HDMI_TXP2	CPU_HDMI_TXP2	C3401	1	2	1U	0402	10V6-K	HDMI_TX2_DP_C
4	CPU_HDMI_TXN2	CPU_HDMI_TXN2	C3402	1	2	1U	0402	10V6-K	HDMI_TX2_DN_C
4	CPU_HDMI_CLKP	CPU_HDMI_CLKP	C3407	1	2	1U	0402	10V6-K	HDMI_CLK_DP_C
4	CPU_HDMI_CLKN	CPU_HDMI_CLKN	C3408	1	2	1U	0402	10V6-K	HDMI_CLK_DN_C


HDMI_TX0_DP_C	R3401	1	2	470	0402	5%
HDMI_TX0_DN_C	R3402	1	2	470	0402	5%
HDMI_TX1_DP_C	R3403	1	2	470	0402	5%
HDMI_TX1_DN_C	R3404	1	2	470	0402	5%
HDMI_TX2_DP_C	R3405	1	2	470	0402	5%
HDMI_TX2_DN_C	R3406	1	2	470	0402	5%
HDMI_CLK_DP_C	R3408	1	2	470	0402	5%
HDMI_CLK_DN_C	R3409	1	2	470	0402	5%




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	HDMI_CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Rev		1.0	
Custom	FS441/FS540	Rev		1.0	
Date:	Wednesday, October 16, 2015	Sheet	34	of 61	

- 1.Project name and info update----P1
- 2.CE4432&CE4428&CE4429&CE4430&CE4431 Bom structure update-----P7
- 3.RC730 Bom structure Update(origin MP@)----P7
- 4.R4684&r4685 33ohm change 22ohm----P8
- 5.RC842 &RC3101 &Q4610 &Q4609 &RC834 BOM stucture change----P8;
- 6.RH829 71.5K change 75K ----P8
- 7.add RC3116 For PU reserve----P9
- 8.add RC3117 75K PD For PU GPP_F23 according PDG P484 ----P10
- 9.Board ID BOM stucture update----P10
- 10.reseve RC3118 for PM_SLP_S0# 100k PU ----P11
- 11.add VCCIO_SENSE&VSSIO_SENSE PU&PD Res(RC3114&RC3115) ----P13
- 12.C66&C67&C68&C69&C10195&C10196&C10197&C10198 0402 change 0201----P38
- 13.RD1712&RD1715&RD1713&RD1716&RD1742&RD1743&RD1744&RD1745 R-Short change R0402----P17
- 14.RD1704&RD1705 36ohm change 33ohm----P17
- 15.SPD link need confirm----P18
- 15.GPU strap need confirm----P29
- 17.RC3114&RC3115 0402 change 0201---P13
- 18.PR1607 delete---P54
- 19.add PC1614@ &PC1615&PC1120@&PC1121@----P54
- 20.Load switch swap U13---P46
- 21.add 17 connector Jbatt2---P52
- 22.PR1106&PR1101&PR1107 change 0201;
如下电容delete: PC6055; PC6053; PC6058
PC6059; PC6054
add :SB00000VT00+USM GPIO default low


Id=3.2A

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Blank		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&B DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	Rev
					FS441/FS540	0.1
				Date:	Wednesday, October 16, 2019	Sheet 35 of 61


NOVO switch





ON/OFF switch




LID switch







Change Symbol to SP070013X00 any 0614

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	NGFF_SSD_1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Date		Rev	
C	FS441/FS540	Wednesday, October 16, 2019		37	0.1
				Sheet 37 of 61	




9	SATA_PTX_DRX_P0	SATA_PTX_DRX_P0	SATA_NRE@_RF3709	1	2	0.0201	5%	SATA_PTX_DRX_P0_R	SATA_NRE@_CF3735	1	2	0.010	6.3V	K	X7R	0201	SATA_PTX_DRX_P0_CON
9	SATA_PTX_DRX_N0	SATA_PTX_DRX_N0	SATA_NRE@_RF3710	1	2	0.0201	5%	SATA_PTX_DRX_N0_R	SATA_NRE@_CF3736	1	2	0.010	6.3V	K	X7R	0201	SATA_PTX_DRX_N0_CON
9	SATA_PRX_DTX_N0	SATA_PRX_DTX_N0	SATA_NRE@_RF3711	1	2	0.0201	5%	SATA_PRX_DTX_N0_R	SATA_NRE@_CF3737	1	2	0.010	6.3V	K	X7R	0201	SATA_PRX_DTX_N0_CON
9	SATA_PRX_DTX_P0	SATA_PRX_DTX_P0	SATA_NRE@_RF3712	1	2	0.0201	5%	SATA_PRX_DTX_P0_R	SATA_NRE@_CF3738	1	2	0.010	6.3V	K	X7R	0201	SATA_PRX_DTX_P0_CON







SATA_RE@	1	R1920A	2	120W	4.7K	5%	0201	A_EQ1	@	1	R1920A	2	120W	4.7K	5%	0201
SATA_RE@	1	R1921Q	2	120W	4.7K	5%	0201	A_EQ2	@	1	R1920Z	2	120W	4.7K	5%	0201
SATA_RE@	1	R1921X	2	120W	4.7K	5%	0201	B_EQ1	@	1	R1920A	2	120W	4.7K	5%	0201
SATA_RE@	1	R1921Z	2	120W	4.7K	5%	0201	B_EQ2	@	1	R1920A	2	120W	4.7K	5%	0201
		R1921A	2	4.99K	0402	1%		REXT	@	1	R1920A	2	120W	4.7K	5%	0201
SATA_RE@	1	R1921A	2	120W	4.7K	5%	0201	DEW	@	1	R1920S	2	120W	4.7K	5%	0201
SATA_RE@	1	R1921A	2	120W	4.7K	5%	0201	SATA_RE@_A_DE	1	R1920T	2	120W	4.7K	5%	0201	
SATA_RE@	1	R1921B	2	120W	4.7K	5%	0201	SATA_RE@_B_DE	1	R1920B	2	120W	4.7K	5%	0201	

REXT: external res for output swing adjustment
 it can be left open or tie to GND, internally generated bias current is as default swing setting;
 the pin can be connected 4.99k to GND, the output swing will be at the default value with Reference to the ex RES
 DEW: De-emphasis width setting for A&B


SMSC thermal sensor placed near DIMM



REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"




over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML) / (3*RTML-RSET)
56+/-30C




Security Classification	LC Future Center Secret Data		Title
Issued Date	2016/08/16	Deciphered Date	2017/08/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Thermal sensor/FAN CONN ICFC
Size	Document Number	Rev	
Custom	FS441/FS540	0.1	
Date:	Wednesday, October 18, 2019	Sheet	39 of 61

Mini-Express Card(WLAN/WiMAX)




GPP_F6_CNV_RGLDT:M.2 CNV Mode Select (Rising edge of RSMRST#)
 An external pull-up or pull-down is required.
 0 = Integrated CNVI enable.
 1 = Integrated CNVI disable.

Note: CNVI RGL_DT pin gets the pull-down resistor (1k ohm) from the internal CRF module when CNVI is enabled. There must not be any pull-down resistor connected on the board.









3VALW:
TDC=6A
OCP=8A
OVP=120%
Fsw=600KHz




5VALW:
TDC=8A
OCP=12A
OVP=120%
Fsw=600KHz


RIGHT SIDE USB3.0 PORT x1




For ESD




close to USB Conn




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Blank	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR IN THE CUSTODY OF THE CONFIDENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					<small>Sheet</small>
<small>Document Number</small>				FS441/FS540	
<small>Date</small>				Wednesday, October 16, 2019 13:58:42 of 81	




Right SIDE USB3.0 PORT




Low Active 2A





close to USB Conn




For ESD




close to USB Conn




+USB_VCCB



USB2.0 PORT x1





Low Active 2A




For ESD

close to USB Conn



+USB2_VCCA



+USB2_VCCA

Security Classification LC Future Center Secret Data

Issued Date 2015/08/20 Deciphered Date 2016/08/20


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Title USB3 Port_Right & USB2.0


Size C Document Number FS441/FS540

Date: Wednesday, October 16, 2019 Sheet 43 of 61

Rev 0.1




- EC_FAN_SPEED1 RE4411 2 1 10K 0.402 5%
- EC_FAN_PWM1 RE4413 1 2 10K 0.402 5%
- LPC_FRAME# RE4414 1 2 10K 0.402 5%
- CPU_VR_READY RE4423 1 2 10K 0.402 5%
- EC_TP_ON RE4415 1 2 10K 0.402 5%
- ENBKL RE4425 1 2 100K 0.402 5%



- EC_ON RE4430 2 1 100K 0.402 5%
- EC_ON RE4458 2 1 100K 0.402 5%
- SUSP# RE4432 1 2 100K 0.402 5%
- SYSON RE4433 1 2 100K 0.402 5%
- EC_VCCST_EN RE4434 1 2 100K 0.402 5%
- EC_VCCIO_EN RE4435 1 2 100K 0.402 5%
- ENBKL R4402 1 2 100K 0.402 5%

- Add to fix Reset+PWRGD test fail issue
- VDDO_PG00D CE4412 1 2 0.1u 0.402 16V7-K
 - PM_SLP_S# CE4413 1 2 1000P 0.402 50V7K EMC_NS@
 - PM_SLP_S3# CE4414 1 2 1000P 0.402 50V7K EMC_NS@
 - SYSON CE4415 1 2 1000P 0.402 50V7K EMC_NS@
 - NOV0B CE4416 1 2 0.1u 0.402 16V7-K

- PECL_EC CE4417 2 1 47P 0.402 50V8J EMC_NS@
- BATT_TEMP CE4418 1 2 100P 0.402 50V8J EMC_NS@
- ACIN# CE4419 1 2 100P 0.402 50V8J EMC_NS@
- ON/OFF CE4420 1 2 @ 1u 0.402 6.3V8K
- PLT_RST#_B CE4421 2 1 220P 0.402 50V7K EMC_NS@







Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
			EC_ITE8586
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANET DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			
Size	Document Number		Rev
	FS441/FS540		0.1
Date:	Wednesday, October 16, 2019		Page 44 of 61




Load Switch
+5VALW To +5VS
+3VALW To +3VS

+3VS, C173 --> 2.74ms
+5VS, C176 --> 2.03ms



VIN 5V and 3.3V (VBIAS=5V), IMAX(per channel)=6A, Rds=16mohm



EMC demand



For DisCharge




Need double check enable signal and the resistance


12.1.4 VccSTG Rail Discharge Requirements








As long as VccST and VccSTG are power gated separately, the following requirements are critical to prevent system failure on Whiskey Lake:

1. VccSTG should have a discharge circuit, either integrated into its load switch or externally on the motherboard. The recommended nominal $R_{discharge} \leq 300\Omega$ to GND. The discharge circuit should be activated when the VccSTG load switch is disabled.
2. If VccST/VccPLL has a discharge circuit, either integrated into its load switch or externally on the motherboard, then VccSTG nominal $R_{discharge} \leq VccST/VccPLL R_{discharge}$.
3. The total capacitance on VccSTG \leq total capacitance on VccST/VccPLL.











Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	Power sequence block		
Document Number	FS441/FS540		
Rev	0.1	Date	Wednesday, October 16, 2018 Sheet 47 of 61




Hole


PCB Fedical Mark PAD



MD Shielding






SODIMM Shielding




Security Classification	LC Future Center Secret Data		
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		
Hole		
Size	Document Number	Rev
	FS441/FS540	0.1
Date:	Wednesday, October 16, 2019	Sheet 49 of 61







RTC_VCC 20MIL
+3VL 20MIL
VCCRRTC 20MIL




2S1P polymer battery
voltage level: +5.5V ~
8.8 V



ACDECT setting 17.2V
 Charge current limit HW=7A
 DC discharge limit =26A
 Discharge current limit HW=9A during Turbo boost






$V_{out} = 1.35V \pm 5\%$
 $V_{set} = 1.36V \pm 2\%$
 $OC > 12A$
 $V_{ref} = 0.6V$
 $UV > (1.25 - 1.35) * V_{ref}$
 $F_{sw} = 700KHz$
 $LSW1 \text{ RDS} = 36 \sim 50m\Omega, I_o = 0.5A$
 $LSW2 \text{ RDS} = 18 \sim 25m\Omega, I_o = 1A$
 $LSW3 \text{ RDS} = 5 \sim 7m\Omega, I_o = 3.5A$

09/08 change RV1395 to PR3613
09/08 change RV1396 to PR3614

09/08 change RV1394 to PR3615

PWM-VID Specification			
	N17 Config	N16 Config	B
Vmin (V)	0.3	0.6	
Vmax (V)	1.3	1.2	
Vboot (V)	0.8	0.9	
Vstep (mV)	6.25	6.25	
N(level)	160	96	
Fpwm (KHz)	675	1.125	
Tdmin (ns)	9.26	9.26	
T(us)	<100	<100	

RT8816 PSI	UPI666 PSI	Phase Configuration
1.6V~5.5V	1.6~5.5V	2Phase CCM
1.08~1.35V	1~1.4V	2Phase DEM
0.7~0.88V	0.4V~0.8V	1Phase CCM
0~0.4V	0~0.2V	1Phase DEM



PR820, PR819, PC849 set TON for RT8816
 PR833, PR834 set FS/OC for UPI666
 PR833=82.5, PR834=100k, OCP=85A change by 0705-sky
 PR832, PC834, PR836 set COMP for UPI666


PR821 set OC and PC837 set external SS for RT8816

Vboot=0.8V
 Ripple=±20mV
 TDC=28.5A Iccmax=55A OCP>75A
 TDC=30A Iccmax=60.1A OCP>80A
 Vref=2V
 FUVF: Vfb=0.2V
 SUVP: Vcomp=3V
 OVP: Vfb=2V
 Fsw=320KHz

PR816, PR812, PR815, PR813, PR818, PC826 BOM structure control for N16 or N17

Component	Value	N17	N16
R1 (KΩ)	PR816	6.19	20
R2 (KΩ)	PR812	20.5	20
R3 (KΩ)	PR815	4.32	2
R4 (KΩ)	PR813	16.5	18
R5 (KΩ)	PR818	0.309	0
C (nF)	PC826	4.7	2.7


UPI_OPT@ : for UPI666
 RT_OPT@ : for RT8816A




PU5801 bom need change to RT3602AH(SA00009B600)-sky-0704


sky 0908: change PH5802 from SL200003K00 to SD00000408J

Place close to MOSFET






Vboot=0V Loadline=3.1mΩ
 Ripple=+30mV/-10mV (0A~0.5A)
 Ripple=±10mV (0.5A~TDC)
 Ripple=±15mV (TDC~Iccmax)
 TDC=18A Iccmax=31A OCP=37A
 OVP=VID+370mV-VID+430mV
 Max Overshoot:70mv/10us
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz




U22 :21A
 U42: 48A


Vboot=0V Loadline=1.8mΩ
 Ripple=+30mV/-10mV (0A~0.5A)
 Ripple=±10mV (0.5A~TDC)
 Ripple=±15mV (TDC~Iccmax)
 TDC=21A/48A Iccmax=32A/70A
 OCP=37A / 74A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz



ME require, so PC5500/PC5501 reverve
 for EE noise debug-sky 0814






Vboot=0V Loadline=10.3Ω
 Ripple=+30mV/-10mV (0A~0.5A)
 Ripple=±10mV (0.5A~TDC)
 Ripple=±15mV (TDC~Iccmax)
 TDC=4A Iccmax=4.5A OCP=7A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz








CPU_CORE: 2PCS 330U_D2_2V+1PCS 220U_D2_2V
 +13PCS 22U_0603_6V+18PCS 10U_0402_6V
 +16PCS 1U_0201_6V=






Vender modify 20180705
 PC6003 # and stuff 6 pcs 22U/0603
 sky modify 20180709
 change 10U/0402 to 10U/0603, 1U/0201 to 1U/0402
 sky modify 20180825
 layout change PC6024/PC6025 to PC6036/PC6046



VCCGT: 1PCS 330U_D2_2V+1PCS 220U_D2_2V
 +10PCS 22U_0603_6V+9PCS 9U_0603_6V
 +2PCS 1U_0402_6V= sky_07_09



VCCSA: 5PCS 22U_0603_6V+6PCS 10U_0603_6V
 +2PCS 1U_0402_6V=07-09 sky



Component	Value	N17	N16S-GTR
R1 (KΩ)	PR816	6.19	20
R2 (KΩ)	PR812	20.5	20
R3 (KΩ)	PR815	4.32	2
R4 (KΩ)	PR813	16.5	18
R5 (KΩ)	PR818	0.309	0
C (nF)	PC826	4.7	2.7