


LCFC Confidential


FS441/FS540(NMC121) MB Schematics Document

WHL U42 with DDR4 + Nvidia N16V-GM

2018-01

REV:0.1

| | | | | | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|-----------------|--------------------------|---------------------------------------------------------------------------------------|--------------------|-----|-----|
| Security Classification | LC Future Center Secret Data | | | Title | Cover Page |  | | | |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | Document Number | | | FS441/FS540 | Rev | 0.1 |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | | | | | | |
| Date: | | | | | Friday, October 26, 2018 | Sheet | 1 | of | 61 |



Voltage Rails (O --> Means ON , X --> Means OFF)

| | | | | |
|--------------------------------------|-------|---------------------------------------------------------|------------------------------|-------------------------------------------------------------------------------|
| Power Plane | V20B+ | +3VALW +5VALW +3VALW_PCH +1.8VALW +1.05VALW | +1.2V +2.5V_DDR +VCCST | +5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS |
| | | | | |
| S0 | O | O | O | O |
| S3 | O | O | O | X |
| S3 Battery only | O | O | O | X |
| S5 S4 AC Only | O | O | X | X |
| S5 S4 Battery only | O | X | X | X |
| S5 S4 AC & Battery don't exist | X | X | X | X |

| STATE | SIGNAL | SLP_S3# | SLP_S4# | SLP_S5# | +VALW | +V | +VS | Clock |
|----------------------|--------|---------|---------|---------|-------|-----|-----|-------|
| Full ON | | HIGH | HIGH | HIGH | ON | ON | ON | ON |
| S3 (Suspend to RAM) | | LOW | HIGH | HIGH | ON | ON | OFF | OFF |
| S4 (Suspend to Disk) | | LOW | LOW | LOW | ON | OFF | OFF | OFF |
| S5 (Soft OFF) | | LOW | LOW | LOW | ON | OFF | OFF | OFF |

| HSIO PORT | Function |
|-----------|------------------------|
| USB3.0 | 1 USB3.0 Conn |
| | 2 USB3.0 Conn |
| | 3 NC |
| | 4 NC |
| | 5 NC |
| | 6 NC |
| USB2.0 | 1 USB3.0 Conn |
| | 2 NC |
| | 3 USB3.0 Conn |
| | 4 USB2.0 conn |
| | 5 Card reader |
| | 6 Touch Screen |
| | 7 Camera |
| | 8 NC |
| | 9 NC |
| | 10 Bluetooth |
| PCIE | 5-8 X4 DGPU |
| | 9 WLAN |
| | 10 NC |
| | 11 SATA HDD |
| | 12 NC |
| | 13-16 X4 PCIE/SATA SSD |

| BOM Structure | BTO Item |
|---------------|--------------------------|
| @ | Un-stuff |
| 14@ | For 14" part |
| 15@ | For 15" part |
| YOGA@ | For YOGA530 part |
| 530@ | For 530S part |
| CD@ | For C coast down |
| EMC@ | For EMC part |
| EMC_15@ | For EMC 15" part |
| EMC_NS@ | For EMC un-stuff part |
| EMC_PX@ | For EMC PX part |
| EMC_PXNS@ | For EMC PX nu-stuff part |
| ME@ | For ME part |
| OPT@ | For NV GPU part |
| OPTN16@ | For NV N16S-GTR GPU part |
| OPTN17@ | For NV N17S-G1 GPU part |
| TS@ | For touch screen part |
| TP@ | For Touch Pad Part |
| UMA@ | For UMA part |




SMBUS Control Table

| | SOURCE | BATT | Charger | DGPU | IT8586E | Memory Down | PCH | PMIC | SODIMM | Thermal Sensor | WLAN WiMAX |
|--------------|------------|------|---------|----------|---------|-------------|------------|------|--------|----------------|------------|
| EC_SMB_CK1 | IT8586E | V | V | X | V | X | X | X | X | X | X |
| EC_SMB_DA1 | +3VL_EC | | | | +3VL_EC | | | | | | |
| EC_SMB_CK2 | IT8586E | X | X | V | V | X | V | X | X | V | X |
| EC_SMB_DA2 | +3VS | | | +3VG_AON | +3VS | | +3VALW_PCH | | | | |
| EC_SMB_CK3 | IT8586E | X | X | X | V | X | X | V | X | X | X |
| EC_SMB_DA3 | +3VL_EC | | | | +3VL_EC | | | | | | |
| PCH_SMB_CLK | PCH | X | X | X | X | X | V | X | V | X | V |
| PCH_SMB_DATA | +3VALW_PCH | | | | | | +3VALW_PCH | | +3VS | | +3VS |


EC SMBus1 address EC SMBus2 address EC SMBus3 address PCH SM Bus address


| Device | Address | Device | Address | Device | Address | Device | Address |
|---------------|----------------|--------------------------|----------------|--------|----------------|-------------|----------------|
| Smart Battery | need to update | Thermal Sensor(NCT7718W) | 1001_100xb | PMIC | need to update | DDR4 SODIMM | need to update |
| Charger | 0001 0010 b | PCH | need to update | Wlan | Reserved | | |
| | | DGPU | need to update | | | | |


| | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------------|
| Security Classification | LC Future Center Secret Data | | Title |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | Notes List Size Document Number Custom FS441/FS540 Date: Friday, October 28, 2016 Sheet 3 of 61 |




2 of 30
WHISKEYLAKE-U_BGA1528



| Security Classification | | LC Future Center Secret Data | | Title | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|---------------------------------------------------------------------------------------|---------------------------------------|
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | MCP (DDR4) | |
| | | | |  | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | Size Custom | Document Number FS441/FS540 |
| | | | | Date: | Friday, October 28, 2015 |
| | | | | Sheet | 5 of 61 |
| | | | | Rev | 0.1 |




3 of 20
 @ WHISKEYLAKE-U, BGA1528




| Security Classification | | | | LC Future Center Secret Data | | | | Title | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|------------------------------|--|-----------------|--|-------------------|--|---------|
| Issued Date | | | | 2015/08/20 | | Deciphered Date | | 2016/08/20 | | |
| | | | | | | | | MCP (DDR4) | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | | | | | | | |
| Size Custom | | | | | | | | Document Number | | Rev 0.1 |
| Date: Friday, October 26, 2018 | | | | | | | | Sheet 6 | | of 61 |



FS441/FS540






TLS Confidentiality (Rising edge of RSMRST#)
This signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality) (Default)
1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.





eSPI or LPC (Rising edge of RSMRST#)
This signal has a weak internal pull-down.
0 = LPC is selected for EC. (Default)
1 = eSPI is selected for EC.
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. This signal is in the primary well.












Intel DCI-OOB (Rising edge of RSMRST#)
This signal has a weak internal pull-down.
0 = Disable Intel DCI-OOB (Default)
1 = Enable Intel DCI-OOB
Notes:
1. The internal pull-down is disabled after RSMRST# de-asserts.
2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
This signal is in the primary well.



SPI0_MOSI: Reserved (Rising edge of RSMRST#)
SPI0_IO2: Reserved (Rising edge of RSMRST#)
SPI0_IO3: Reserved (Rising edge of RSMRST#)
External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.










HDA SDO This signal has a weak internal pull-down.
 0 = Enable security measures defined in the Flash Descriptor.
 1 = Disable Flash Descriptor Security(override). This strap should only be asserted high during external pull-up in manufacturing/debug environments ONLY.

| Pin Name | Strap | Description | Configuration | Default Value | When Sampled |
|-------------------------------|-------------------|-------------|-----------------------------------------------------------------------------|---------------|--------------------------|
| SPKR / SPP_B14 | Top Swap Override | Internal PD | 0 = Disable " Top Swap mode. (Default) * 1 = Enable " Top Swap" mode. | 0 | Rising edge of PCH_PWROK |
| GSPiO_MOSI /GPP_B18 | No Reboot | Internal PD | 0 = Disable " No Reboot" mode. (Default) * 1 = Enable " No Reboot" mode. | 0 | Rising edge of PCH_PWROK |
| SSP11_MOSI/Boot BIOS /GPP_B22 | Strap Bit BBS | Internal PD | 0 = SPI1 (Default) * 1 = LPC | 0 | Rising edge of PCH_PWROK |

GPP_B18_NO_REBOOT
 0 = Disable ; No Reboot = mode. (Default)
 1 = Enable ; No Reboot = mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XIP.



M2 CNV Mode Select (Rising edge of RSMRST#)
 An external pull-up or pull-down is required.
 0 = Integrated CNVi enable.
 1 = Integrated CNVi disable.

Note:

CNVL RGI_DT pin gets the pull-down resistor (1K ohm) from the internal CRF module when CNVi is enabled. There must not be any pull-down resistor connected on the board.

| Security Classification | | | LC Future Center Secret Data | | Title |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-----------------|------------------------------|-------------------------------|--------------------------|
| Issued Date | 2015/09/20 | Deciphered Date | 2016/08/20 | MCP (LPSS,ISH,AUDIO,SDI,IGFC) | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPERT PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | | |
| Size | Document Number | Rev | | | 0.1 |
| 8441 | FS540 | Date: | | | Friday, October 28, 2016 |
| | | | | | Sheet 8 of 61 |


20 PCIE_CRX_GTX_N5_8]

20 PCIE_CRX_GTX_P5_8]


20 PCIE_CTX_C_GRX_N5_8]

20 PCIE_CTX_C_GRX_P5_8]


DGPU






WLAN



HDD



SSD



USB3.0

USB3.0

USB3.0

USB3.0

USB2.0

Card reader

Touch Screen

Camera

BT

USBRRBIAS


Width 20Mil

Space 15Mil



Length 500Mil

2016/05/03: Implement as Power Button function for Windows RedStone support






@DIS For NV GPU SKU







| Security Classification | | LC Future Center Secret Data | | Title | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------------------------------|------------|-----------------------|--|
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | MCP (CSI2,EMMC,CLOCK) | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | | |
| Size | Document | Number | | Rev | |
| Custom | | FS441/FS540 | | 0.1 | |
| Date: | Friday, October 26, 2018 | | Sheet | 10 of 61 | |



- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
 - 1 = (Default) Normal Operation; No stall.
 - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
 - 1 = Disabled.
 - 0 = Enabled.
- **CFG[6:5]:** PCI Express* Bifurcation
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[7]:** PEG Training:
 - 1 = (default) PEG Train immediately following RESET# de-assertion.
 - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.


3.0V Select (Input pin must always be driven to a valid logic level)
 External pull-up or pull-down is required
 0 = 3.3V supply is 3.3V +/- 5%
 1 = 3.3V supply is 3.0V +/- 5%
 Note: This strap should only be used for specific targeted IS battery systems





V0.2 add PLT_RST# buffer

| Security Classification | | LC Future Center Secret Data | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | |

| Title | | |
|-----------------------------------------|--------------------------|--------------------|
| MCP (SYSTEM PWR MANA [REDACTED]) | | |
| Size | Document | Number |
| Custom | | FS441/FS540 |
| Date: | Friday, October 26, 2018 | Sheet 11 of 61 |








Rename to +CPU_CORE for QS CPU



WHL ES1 will be a CFL-U43e fused down to CFL-U42



* Pins marked R5VD must be left as NC



Icc-IO Max=4A
Voltage=0.95V


Icc-SA Max=6A
Voltage=0-1.52V

VCCIO_SENSE
VSSIO_SENSE
VCCSA_VSS_SEN
VCCSA_VCC_SEN



| Vccq | 4x 1uF 0402/0201 | Place as close to the package as possible. |
|-----------|-------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | 1x 22uF 0603 6x 10uF 0402 <td></td> | |
| Vccio | 4x 1uF 0201 4x 1uF 0402/0201 6x 10LF 0402 | Place underneath the package Place as close to the package as possible |
| VCCPLL DC | 1x 1uF 0402 | Placeholder Only |
| VCCPLL | 1x 0.1uF 0201 1x 1uF 0402 1x 0805 | Place as close as possible to BGA. Place as close as possible to BGA and can be placed on as either Primary or backside cap. Placeholder Only. Can be placed on as either Primary or back side cap. |
| VCCST | 1x 1uF 0402 | |
| VCCSTG | 1x 1uF 0402 | |
| VCCOPTO | 6x 1uF 0201 | Place under BGA. |
| VCCPC | 2x 22uF 0603 4x 10uF 0402 2x 22uF 0603 | VCCopto and VCCpc rails are merged on board. VT to be placed as close as possible to BGA and a wide plane routing to meet DC_R <= 7mOhm. VCCopto and VCCpc is required for CFL-U43e SKUs only. |

Refer to DOC# 566439-P58



16 of 20
WHISKEYLAKE-U_BGA1528

| | | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|---------------|--------------------------|
| Security Classification | | LC Future Center Secret Data | | Title | |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | MCP (PCH PWR) | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | Size | Document Number |
| | | | | Issue | FS441/FS540 |
| | | | | Date | Friday, October 23, 2016 |
| | | | | Sheet | 14 of 81 |

| UC1S | | |
|------|---------|---------|
| BT35 | VSS_145 | VSS_217 |
| D6 | VSS_146 | VSS_218 |
| AL32 | VSS_147 | VSS_219 |
| BT36 | VSS_148 | VSS_220 |
| D8 | VSS_149 | VSS_221 |
| AL7 | VSS_150 | VSS_222 |
| D9 | VSS_151 | VSS_223 |
| AM10 | VSS_152 | VSS_224 |
| BU11 | VSS_153 | VSS_225 |
| E23 | VSS_154 | VSS_226 |
| AM26 | VSS_155 | VSS_227 |
| E27 | VSS_156 | VSS_228 |
| AM33 | VSS_157 | VSS_229 |
| BU23 | VSS_158 | VSS_230 |
| E29 | VSS_159 | VSS_231 |
| AM35 | VSS_160 | VSS_232 |
| BU24 | VSS_161 | VSS_233 |
| E31 | VSS_162 | VSS_234 |
| BU25 | VSS_163 | VSS_235 |
| E33 | VSS_164 | VSS_236 |
| AN25 | VSS_165 | VSS_237 |
| BU7 | VSS_166 | VSS_238 |
| E9 | VSS_167 | VSS_239 |
| AN26 | VSS_168 | VSS_240 |
| BU11 | VSS_169 | VSS_241 |
| F12 | VSS_170 | VSS_242 |
| AN29 | VSS_171 | VSS_243 |
| F15 | VSS_172 | VSS_244 |
| AN30 | VSS_173 | VSS_245 |
| F18 | VSS_174 | VSS_246 |
| AN31 | VSS_175 | VSS_247 |
| BU3 | VSS_176 | VSS_248 |
| F2 | VSS_177 | VSS_249 |
| AN7 | VSS_178 | VSS_250 |
| BU31 | VSS_179 | VSS_251 |
| F21 | VSS_180 | VSS_252 |
| AN8 | VSS_181 | VSS_253 |
| BU33 | VSS_182 | VSS_254 |
| F24 | VSS_183 | VSS_255 |
| BU4 | VSS_184 | VSS_256 |
| F3 | VSS_185 | VSS_257 |
| AP3 | VSS_186 | VSS_258 |
| BU11 | VSS_187 | VSS_259 |
| F4 | VSS_188 | VSS_260 |
| AP33 | VSS_189 | VSS_261 |
| BU15 | VSS_190 | VSS_262 |
| G21 | VSS_191 | VSS_263 |
| AP36 | VSS_192 | VSS_264 |
| G27 | VSS_193 | VSS_265 |
| AP4 | VSS_194 | VSS_266 |
| G33 | VSS_195 | VSS_267 |
| AR28 | VSS_196 | VSS_268 |
| G35 | VSS_197 | VSS_269 |
| G36 | VSS_198 | VSS_270 |
| AT33 | VSS_199 | VSS_271 |
| BU24 | VSS_200 | VSS_272 |
| G9 | VSS_201 | VSS_273 |
| AT35 | VSS_202 | VSS_274 |
| H21 | VSS_203 | VSS_275 |
| AT36 | VSS_204 | VSS_276 |
| BW7 | VSS_205 | VSS_277 |
| H27 | VSS_206 | VSS_278 |
| AT4 | VSS_207 | VSS_279 |
| BU11 | VSS_208 | VSS_280 |
| BU15 | VSS_209 | VSS_281 |
| H9 | VSS_210 | VSS_282 |
| AU28 | VSS_211 | VSS_283 |
| BY22 | VSS_212 | VSS_284 |
| H12 | VSS_213 | VSS_285 |
| AU29 | VSS_214 | VSS_286 |
| J15 | VSS_215 | VSS_287 |
| | VSS_216 | VSS_288 |
| | VSS_217 | VSS_289 |

19 of 20
WHISKEYLAKE-U_BGA1528

| UC1T | | |
|------|---------|---------|
| N6 | VSS_290 | VSS_362 |
| B37 | VSS_291 | VSS_363 |
| F18 | VSS_292 | VSS_364 |
| P10 | VSS_293 | VSS_365 |
| B5 | VSS_294 | VSS_366 |
| CB33 | VSS_295 | VSS_367 |
| P3 | VSS_296 | VSS_368 |
| B7 | VSS_297 | VSS_369 |
| CB4 | VSS_298 | VSS_370 |
| CB4 | VSS_299 | VSS_371 |
| CB7 | VSS_300 | VSS_372 |
| AV3 | VSS_301 | VSS_373 |
| BA10 | VSS_302 | VSS_374 |
| CO11 | VSS_303 | VSS_375 |
| F4 | VSS_304 | VSS_376 |
| BA28 | VSS_305 | VSS_377 |
| P7 | VSS_306 | VSS_378 |
| B43 | VSS_307 | VSS_379 |
| CO20 | VSS_308 | VSS_380 |
| R27 | VSS_309 | VSS_381 |
| BB3 | VSS_310 | VSS_382 |
| CO25 | VSS_311 | VSS_383 |
| R28 | VSS_312 | VSS_384 |
| BB33 | VSS_313 | VSS_385 |
| CO28 | VSS_314 | VSS_386 |
| K29 | VSS_315 | VSS_387 |
| BB36 | VSS_316 | VSS_388 |
| K25 | VSS_317 | VSS_389 |
| CO31 | VSS_318 | VSS_390 |
| R30 | VSS_319 | VSS_391 |
| CO7 | VSS_320 | VSS_392 |
| R31 | VSS_321 | VSS_393 |
| CO25 | VSS_322 | VSS_394 |
| CD11 | VSS_323 | VSS_395 |
| K27 | VSS_324 | VSS_396 |
| K27 | VSS_325 | VSS_397 |
| CO12 | VSS_326 | VSS_398 |
| T30 | VSS_327 | VSS_399 |
| CO29 | VSS_328 | VSS_400 |
| CD14 | VSS_329 | VSS_401 |
| I33 | VSS_330 | VSS_402 |
| I35 | VSS_331 | VSS_403 |
| CO32 | VSS_332 | VSS_404 |
| CD24 | VSS_333 | VSS_405 |
| I36 | VSS_334 | VSS_406 |
| CD25 | VSS_335 | VSS_407 |
| I37 | VSS_336 | VSS_408 |
| CE33 | VSS_337 | VSS_409 |
| L26 | VSS_338 | VSS_410 |
| BD28 | VSS_339 | VSS_411 |
| CE35 | VSS_340 | VSS_412 |
| U7 | VSS_341 | VSS_413 |
| BD33 | VSS_342 | VSS_414 |
| CE36 | VSS_343 | VSS_415 |
| BD18 | VSS_344 | VSS_416 |
| CE36 | VSS_345 | VSS_417 |
| BD35 | VSS_346 | VSS_418 |
| CE7 | VSS_347 | VSS_419 |
| L27 | VSS_348 | VSS_420 |
| BD36 | VSS_349 | VSS_421 |
| CF11 | VSS_350 | VSS_422 |
| V3 | VSS_351 | VSS_423 |
| BE10 | VSS_352 | VSS_424 |
| CF14 | VSS_353 | VSS_425 |
| V30 | VSS_354 | VSS_426 |
| BE28 | VSS_355 | VSS_427 |
| CF19 | VSS_356 | VSS_428 |
| V33 | VSS_357 | VSS_429 |
| BE29 | VSS_358 | VSS_430 |
| CF2 | VSS_359 | VSS_431 |
| V36 | VSS_360 | VSS_432 |
| BE3 | VSS_361 | VSS_433 |

19 of 20
WHISKEYLAKE-U_BGA1528

| UC1R | | |
|-------|--------|---------|
| CR34 | VSS_1 | VSS_73 |
| BT5 | VSS_2 | VSS_74 |
| BY5 | VSS_3 | VSS_75 |
| CP35 | VSS_4 | VSS_76 |
| CM37 | VSS_5 | VSS_77 |
| CK37 | VSS_6 | VSS_78 |
| AW1 | VSS_7 | VSS_79 |
| CM1 | VSS_8 | VSS_80 |
| BU6 | VSS_9 | VSS_81 |
| AV4 | VSS_10 | VSS_82 |
| B34 | VSS_11 | VSS_83 |
| E35 | VSS_12 | VSS_84 |
| AW1 | VSS_13 | VSS_85 |
| AE24 | VSS_14 | VSS_86 |
| AE26 | VSS_15 | VSS_87 |
| AF25 | VSS_16 | VSS_88 |
| AG24 | VSS_17 | VSS_89 |
| AG26 | VSS_18 | VSS_90 |
| AH24 | VSS_19 | VSS_91 |
| V27 | VSS_20 | VSS_92 |
| B2 | VSS_21 | VSS_93 |
| B36 | VSS_22 | VSS_94 |
| C36 | VSS_23 | VSS_95 |
| C37 | VSS_24 | VSS_96 |
| CN1 | VSS_25 | VSS_97 |
| CN2 | VSS_26 | VSS_98 |
| CN37 | VSS_27 | VSS_99 |
| CP2 | VSS_28 | VSS_100 |
| D1 | VSS_29 | VSS_101 |
| A32 | VSS_30 | VSS_102 |
| F33 | VSS_31 | VSS_103 |
| A3 | VSS_32 | VSS_104 |
| BJ7 | VSS_33 | VSS_105 |
| CJ36 | VSS_34 | VSS_106 |
| A36 | VSS_35 | VSS_107 |
| BK10 | VSS_36 | VSS_108 |
| C14 | VSS_37 | VSS_109 |
| AB27 | VSS_38 | VSS_110 |
| BK2 | VSS_39 | VSS_111 |
| CK1 | VSS_40 | VSS_112 |
| AB3 | VSS_41 | VSS_113 |
| BK28 | VSS_42 | VSS_114 |
| AB30 | VSS_43 | VSS_115 |
| BK3 | VSS_44 | VSS_116 |
| CK4 | VSS_45 | VSS_117 |
| AB33 | VSS_46 | VSS_118 |
| BK33 | VSS_47 | VSS_119 |
| CK7 | VSS_48 | VSS_120 |
| AB36 | VSS_49 | VSS_121 |
| BK4 | VSS_50 | VSS_122 |
| CL2 | VSS_51 | VSS_123 |
| AB4 | VSS_52 | VSS_124 |
| BK7 | VSS_53 | VSS_125 |
| CM13 | VSS_54 | VSS_126 |
| AB7 | VSS_55 | VSS_127 |
| BL25 | VSS_56 | VSS_128 |
| CM17 | VSS_57 | VSS_129 |
| ACT10 | VSS_58 | VSS_130 |
| BL28 | VSS_59 | VSS_131 |
| CM21 | VSS_60 | VSS_132 |
| AC27 | VSS_61 | VSS_133 |
| BL29 | VSS_62 | VSS_134 |
| CM25 | VSS_63 | VSS_135 |
| AC30 | VSS_64 | VSS_136 |
| BL30 | VSS_65 | VSS_137 |
| CM29 | VSS_66 | VSS_138 |
| BL31 | VSS_67 | VSS_139 |
| CM31 | VSS_68 | VSS_140 |
| AD33 | VSS_69 | VSS_141 |
| AC5 | VSS_70 | VSS_142 |
| CM33 | VSS_71 | VSS_143 |
| AD35 | VSS_72 | VSS_144 |

17 of 20
WHISKEYLAKE-U_BGA1528

Place test points close to CPU

TABLE : CPU ITP DEBUG REPORT

| | No use | Individual Port | DCI 2.0 w/o connector |
|-------|--------|-----------------|-----------------------|
| R591 | NO ASM | NO ASM | ASM |
| R593 | NO ASM | NO ASM | ASM |
| R594 | NO ASM | NO ASM | ASM |
| R595 | NO ASM | NO ASM | ASM |
| R596 | NO ASM | NO ASM | ASM |
| R557 | NO ASM | NO ASM | ASM |
| R558 | NO ASM | NO ASM | ASM |
| R102 | NO ASM | ASM | NO ASM |
| R597 | NO ASM | ASM | NO ASM |
| R9907 | NO ASM | ASM | ASM |
| JXDP1 | NO ASM | ASM | NO ASM |
| C70 | NO ASM | ASM | NO ASM |
| R96 | NO ASM | ASM | NO ASM |
| R101 | NO ASM | ASM | NO ASM |
| R9909 | NO ASM | ASM | ASM |
| R9910 | NO ASM | ASM | ASM |
| R9916 | NO ASM | ASM | ASM |
| R99 | NO ASM | ASM | ASM |
| R9912 | NO ASM | ASM | ASM |
| R9934 | NO ASM | ASM | ASM |
| R9930 | NO ASM | ASM | ASM |
| R9931 | NO ASM | ASM | ASM |
| R9932 | NO ASM | ASM | ASM |
| R9933 | NO ASM | ASM | ASM |

↑
LOGIC

TABLE : PCH ITP DEBUG REPORT


| | No use | Individual Port | DCI 2.0 w/o connector |
|-------|--------|-----------------|-----------------------|
| R93 | NO ASM | ASM | NO ASM |
| JXDP1 | NO ASM | ASM | NO ASM |
| R9917 | NO ASM | ASM | NO ASM |
| R101 | NO ASM | ASM | NO ASM |
| R9908 | NO ASM | ASM | NO ASM |
| R9911 | NO ASM | ASM | NO ASM |
| R9913 | NO ASM | ASM | NO ASM |
| R9915 | NO ASM | ASM | NO ASM |

↑
LOGIC





TABLE : Functional Strap

| | |
|----------------------------------------|--------|
| GPP_BIT[IGSPI0_MOSI (No Reboot) | R553 |
| HIGH Enable "No Reboot" Mode | ASM |
| LOW Disable "No Reboot" Mode (Default) | NO ASM |




← LOGIC




Apply X76 BOM to control DDP Memory Down stuff components!



The ALERT signal must be routed in the opposite direction to the address/command bus.
For example, the alert signal must first connect to the last device that the address/command bus is connected to.





DDR4 SO-DIMM



Note:
VREF trace width:20mils at least
Spacing:20mils to other signal/planes
Place near DIMM socket

Layout Note:
Place near DIMM

Need to confirm SPD address setting



| Security Classification | LC Future Center Secret Data | | Title |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|----------------------------------------------------------------------------|
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 |
| This sheet of engineering drawing is the PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | Size: Document Number Date: Friday, October 30, 2015 Sheet: 18 of 81 |
| Project Name: FS441/FS540 | | | Rev: 01 |

N16x GPIO





| GPIO | I/O | ACTIVE | Function Description |
|--------|-----|--------|--------------------------------------------------|
| GPIO0 | OUT | - | GPU Core VDD PWM control signal |
| GPIO1 | OUT | N/A | FB Enable for GC6 2.0 |
| GPIO2 | OUT | N/A | |
| GPIO3 | OUT | N/A | |
| GPIO4 | OUT | N/A | |
| GPIO5 | OUT | N/A | GPU power sequencing--3V3_MAIN_EN |
| GPIO6 | IN | - | GPU wake signal for GC6 2.0 |
| GPIO7 | OUT | N/A | |
| GPIO8 | I/O | - | System side PCIe reset Monitor |
| GPIO9 | I/O | N/A | 2.2K Pull-up |
| GPIO10 | OUT | | FBVREF_ALTV for GDDR5 |
| GPIO11 | OUT | - | |
| GPIO12 | IN | - | AC Power Detect Input (10K pull High) |
| GPIO13 | OUT | - | Phase Shedding |
| GPIO14 | IN | N/A | |
| GPIO15 | IN | N/A | |
| GPIO16 | | N/A | |
| GPIO17 | IN | N/A | |
| GPIO18 | IN | N/A | |
| GPIO19 | IN | N/A | |
| GPIO20 | | N/A | |
| GPIO21 | OUT | | GPU PCIe self-reset control |
| OVERT | OUT | | Active Low Thermal Catastrophic Over Temperature |

Performance Mode P0 TDP and EDP-Continuous current (GDDR5)

| Products | GPU | | Mem | Min Core Ck | NVVDD | | | FBVDD (1.35V) | | FBVDDQ (GPU+Mem) (1.35V) | (1.05V) (6) | | Other (3.3V) | |
|----------|-----|-----|-----|-------------|-------|-----|-----|---------------|-----|--------------------------|-------------|------|--------------|------|
| | (W) | (W) | (W) | (MHz) | (V) | (A) | (W) | (A) | (W) | (A) | (W) | (mA) | (W) | (mA) |
| N16S-GMR | 16 | 1.6 | 849 | TBD | 19 | TBD | 2 | TBD | 4.2 | TBD | 800 | TBD | 60 | TBD |
| N16S-GTR | 18 | 1.7 | 967 | | 26.5 | | 2 | | 4.2 | | 800 | | 60 | |

N16x Multi-level Straps

| Physical Strapping pin | Power Rail | Logical Strapping Bit3 | Logical Strapping Bit2 | Logical Strapping Bit1 | Logical Strapping Bit0 |
|------------------------|------------|-------------------------------------------------------------------------|------------------------|------------------------|------------------------|
| ROM_SCLK | +3VGS | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| ROM_S1 | +3VGS | RAM_CFG[3] | RAM_CFG[2] | RAM_CFG[1] | RAM_CFG[0] |
| ROM_S0 | +3VGS | DEVID_SEL | PCIE_CFG | SMB_ALT_ADDR | VGA_DEVICE |
| STRAP0 | +3VGS | Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up) | | | |
| STRAP1 | +3VGS | | | | |
| STRAP2 | +3VGS | Reserved(keep pull-up and pull-down footprint and not stuff by default) | | | |
| STRAP3 | +3VGS | | | | |
| STRAP4 | +3VGS | | | | |



PEX_DVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 1.0uF | 1 | 1 | |
| 4.7uF | 0 | 1 | Under |
| 4.7uF | 1 | 2 | Near |
| 10uF | 0 | 2 | Midway |
| 22uF | 0 | 1 | |

PEX_HVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 1.0uF | 1 | 4 | Under |
| 4.7uF | 1 | 2 | Near |
| 10uF | 1 | 2 | Midway |
| 22uF | 1 | 1 | |


PEX_PLL_HVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 1 | 1 | Near |

PEX LINES 16 - 4 ARE DEFEATURED

Change by Bourne 20170412




Change by Bourne 20170412



- 214 FBA
- FBA_D0 F18 FBA_D0
 - FBA_D1 F18 FBA_D1
 - FBA_D2 F18 FBA_D2
 - FBA_D3 F17 FBA_D3
 - FBA_D4 D20 FBA_D4
 - FBA_D5 D20 FBA_D5
 - FBA_D6 E21 FBA_D6
 - FBA_D7 E15 FBA_D7
 - FBA_D8 D15 FBA_D8
 - FBA_D9 F15 FBA_D9
 - FBA_D10 F13 FBA_D10
 - FBA_D11 C13 FBA_D11
 - FBA_D12 B13 FBA_D12
 - FBA_D13 E13 FBA_D13
 - FBA_D14 D13 FBA_D14
 - FBA_D15 B15 FBA_D15
 - FBA_D16 C16 FBA_D16
 - FBA_D17 A13 FBA_D17
 - FBA_D18 A15 FBA_D18
 - FBA_D19 B18 FBA_D19
 - FBA_D20 A18 FBA_D20
 - FBA_D21 A19 FBA_D21
 - FBA_D22 C19 FBA_D22
 - FBA_D23 B24 FBA_D23
 - FBA_D24 C23 FBA_D24
 - FBA_D25 A25 FBA_D25
 - FBA_D26 A24 FBA_D26
 - FBA_D27 A24 FBA_D27
 - FBA_D28 B21 FBA_D28
 - FBA_D29 C20 FBA_D29
 - FBA_D30 C21 FBA_D30
 - FBA_D31 R22 FBA_D31
 - FBA_D32 R24 FBA_D32
 - FBA_D33 T22 FBA_D33
 - FBA_D34 R23 FBA_D34
 - FBA_D35 N25 FBA_D35
 - FBA_D36 N26 FBA_D36
 - FBA_D37 N23 FBA_D37
 - FBA_D38 N24 FBA_D38
 - FBA_D39 V23 FBA_D39
 - FBA_D40 Y22 FBA_D40
 - FBA_D41 T23 FBA_D41
 - FBA_D42 U22 FBA_D42
 - FBA_D43 Y24 FBA_D43
 - FBA_D44 AA24 FBA_D44
 - FBA_D45 Y22 FBA_D45
 - FBA_D46 AA23 FBA_D46
 - FBA_D47 AD27 FBA_D47
 - FBA_D48 AB25 FBA_D48
 - FBA_D49 AD26 FBA_D49
 - FBA_D50 AC25 FBA_D50
 - FBA_D51 AA27 FBA_D51
 - FBA_D52 AA26 FBA_D52
 - FBA_D53 W26 FBA_D53
 - FBA_D54 Y25 FBA_D54
 - FBA_D55 R26 FBA_D55
 - FBA_D56 T25 FBA_D56
 - FBA_D57 N27 FBA_D57
 - FBA_D58 N27 FBA_D58
 - FBA_D59 V26 FBA_D59
 - FBA_D60 Y27 FBA_D60
 - FBA_D61 W27 FBA_D61
 - FBA_D62 W27 FBA_D62
 - FBA_D63 W25 FBA_D63
- FBA_D810 D19 FBA_D810
- FBA_D811 D14 FBA_D811
 - FBA_D812 C17 FBA_D812
 - FBA_D813 C22 FBA_D813
 - FBA_D814 P24 FBA_D814
 - FBA_D815 W24 FBA_D815
 - FBA_D816 AA25 FBA_D816
 - FBA_D817 U25 FBA_D817
- FBA_D818 D19 FBA_D818
- FBA_D819 C15 FBA_D819
 - FBA_D820 B16 FBA_D820
 - FBA_D821 R25 FBA_D821
 - FBA_D822 W23 FBA_D822
 - FBA_D823 AB26 FBA_D823
 - FBA_D824 T26 FBA_D824
- F18 FBA_DQS_RN0
- C18 FBA_DQS_RN1
 - A18 FBA_DQS_RN2
 - P25 FBA_DQS_RN3
 - W22 FBA_DQS_RN4
 - AB27 FBA_DQS_RN5
 - T27 FBA_DQS_RN6
 - FBA_DQS_RN7




- C27 FBA_CMD00
- FBA_CMD01 C26 FBA_CMD01
 - FBA_CMD02 E24 FBA_CMD02
 - FBA_CMD03 F24 FBA_CMD03
 - FBA_CMD04 D27 FBA_CMD04
 - FBA_CMD05 D26 FBA_CMD05
 - FBA_CMD06 F25 FBA_CMD06
 - FBA_CMD07 F26 FBA_CMD07
 - FBA_CMD08 Q22 FBA_CMD08
 - FBA_CMD09 Q23 FBA_CMD09
 - FBA_CMD10 Q24 FBA_CMD10
 - FBA_CMD11 F27 FBA_CMD11
 - FBA_CMD12 Q25 FBA_CMD12
 - FBA_CMD13 Q27 FBA_CMD13
 - FBA_CMD14 C26 FBA_CMD14
 - FBA_CMD15 M24 FBA_CMD15
 - FBA_CMD16 M23 FBA_CMD16
 - FBA_CMD17 K24 FBA_CMD17
 - FBA_CMD18 K23 FBA_CMD18
 - FBA_CMD19 M27 FBA_CMD19
 - FBA_CMD20 M26 FBA_CMD20
 - FBA_CMD21 M25 FBA_CMD21
 - FBA_CMD22 K26 FBA_CMD22
 - FBA_CMD23 K22 FBA_CMD23
 - FBA_CMD24 J23 FBA_CMD24
 - FBA_CMD25 J23 FBA_CMD25
 - FBA_CMD26 J24 FBA_CMD26
 - FBA_CMD27 K27 FBA_CMD27
 - FBA_CMD28 K25 FBA_CMD28
 - FBA_CMD29 J27 FBA_CMD29
 - FBA_CMD30 J27 FBA_CMD30
 - FBA_CMD31 B19 FBA_CMD31
 - FBA_CMD32 P22 FBA_CMD32
 - FBA_CMD33 J22 FBA_CMD33
 - FBA_CMD34 J22 FBA_CMD34

- D04 FBA_CLK0
- D25 FBA_CLK0#
 - N22 FBA_CLK1
 - M22 FBA_CLK1#
- D18 FBA_WCLK01
- C18 FBA_WCLK01#
 - D17 FBA_WCLK23
 - D17 FBA_WCLK23#
 - T24 FBA_WCLK39
 - U24 FBA_WCLK45
 - V24 FBA_WCLK57
 - V25 FBA_WCLK67#





FB_PLL/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 2 | 4 | Under |
| 22uF | 1 | 1 | Near |





trace width: 16mils
differential voltage sensing.
differential signal routing.


| NVDD/Q Decoupling | | | |
|-------------------|-----|-----|----------|
| MLCC | N16 | N17 | location |
| 4.7uF | 10 | 12 | Under |
| 1.0uF | 4 | 5 | |
| 47uF | 1 | 0 | |
| 10uF | 0 | 11 | Near |
| 22uF | 1 | 4 | |
| 4.7uF | 5 | 4 | |
| 330uF | 1 | 2 | |



| FBVDD/Q Decoupling | | | |
|--------------------|-----|-----|----------|
| MLCC | N16 | N17 | location |
| 0.1uF | 2 | 0 | Under |
| 1.0uF | 2 | 8 | |
| 4.7uF | 2 | 0 | |
| 10uF | 0 | 2 | Near |
| 10uF | 1 | 1 | |
| 22uF | 1 | 3 | |



| Pin | Value |
|------------------|---------|
| CALIBRATION PIN | GDDR5 |
| FB_CAL_x_PD_VDDQ | 40.2Ohm |
| FB_CAL_x_PU_GND | 40.2Ohm |
| FB_CAL_xTERM_GND | 60.4Ohm |




N16 3V3_MAIN(N17 VDD_18) Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 2 | 2 | Under |
| 1.0uF | 1 | 1 | Near |
| 4.7uF | 1 | 1 | |


N16 3V3_AON(N17 1V8_AON) Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 1 | 2 | Under |
| 1.0uF | 1 | 1 | Near |
| 4.7uF | 1 | 1 | |


PXE_VDD & 1V8_AON




+1.8VGS_AON TO +1.8VGS



Discharge






| | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|-----------------------------------------------|------------|
| Security Classification | | LC Future Center Secret Data | | Title | |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | GPU_GND | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | Size Document Number FS441/FS540 | Rev 0.1 |
| Date: Friday, October 28, 2018 | | | | Sheet | 24 of 61 |

PEX_PLLVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 1.0uF | 1 | NA | Under |
| 1uF | 1 | NA | Near |
| 4.7uF | 1 | NA | |



PEX_SVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 4.7uF | 2 | NA | Near |

XS_PLLVDD/Q Decoupling






| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 1 | 1 | Under |
| 22uF | 1 | 0 | Near |


SP_PLLVDD & VID_PLLVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | 2 | 2 | Under |
| 10uF | 1 | 0 | Near |
| 47uF | 1 | 0 | |









GPCPLL_AVDD/Q Decoupling

| MLCC | N16 | N17 | location |
|-------|-----|-----|----------|
| 0.1uF | NA | 1 | Under |
| 4.7uF | NA | 1 | Near |
| 22uF | NA | 1 | |












Internal Thermal Sensor







Lower 32 bits


MF=0 No Mirror




upper 32 bits

MF=0 No Mirror






| GPU | FB Memory (GDDR5) | RAMCFG[4:0] | STRAP2 | STRAP1 | STRAP0 | |
|-----|-------------------|--------------------|-----------|--------|--------|---|
| 8Gb | Samsung 8Gb | K4G80325FB-HC28 | 0(0x0000) | L | L | L |
| | Micron 8Gb | MT51J256M32HF-70:A | 1(0x0001) | L | L | H |
| | Hynix 8Gb | H5GC8H24MJR-R0C | 2(0x0010) | L | H | L |
| | | | | | | |
| | | | | | | |



| STRAP5 | STRAP4 | STRAP3 | SMB_ALT_ADDR | DEVID_SEL | PCIE_CFG | VGA_DEVICE |
|--------|--------|--------|--------------|-----------|----------|------------|
| L | L | L | 0 | 0 | 0 | 0 |

- 1: SMB_ALT_ADDR ENABLE
- 0: SMB_ALT_ADDR DISABLE
- 1: DEVID_SEL REBRAND
- 0: DEVID_SEL ORIGINAL
- 1: PCIE_CFG LOW POWER
- 0: PCIE_CFG HIGH POWER
- 1: VGA_DEVICE ENABLE
- 0: VGA_DEVICE DISABLE



| | ROM_SO | ROM_SI | ROM_SCLK | SOR_EXPOSED[3:0] |
|----------|--------|--------|----------|------------------|
| N17S-G1 | H | H | M | 0000 |
| N16S-GTR | | | | |




1:ENABLE 0:DISABLE
SOR0/1/2/3 DISABLE

| DEVID_SEL | |
|-----------|-----------|
| 0 | (Default) |
| 1 | |

| PCIE_CFG | |
|----------|-----------|
| 0 | (Default) |
| 1 | |

| SMBUS_ALT_ADDR | |
|----------------|------------------------|
| 0 | 0x9E (Default) |
| 1 | 0x9C (Multi-GPU usage) |

| VGA_DEVICE | |
|------------|-----------------------------|
| 0 | 3D Device (Class Code 302h) |
| 1 | VGA Device (Default) |



20Pin CONN

5

4

3

2

1

D

D

C

C

B

B

A

A

| | | |
|---------|--------------------------|----------------|
| Title | | |
| <Title> | | |
| Size | Document Number | Rev |
| A | FS441/FS540 | 0.1 |
| Date: | Friday, October 26, 2018 | Sheet 31 of 61 |


5

4

3

2


1







TABLE

| Pin No | TCG PTP Spec (v38) | Infineon SLB9670VQ2.0 FW 7.61 | ST Micro ST33HTPH2E32AHB4 | Nuvoton NPCT750LABYX | NATIONZ Z32H330TC |
|--------|-----------------------|----------------------------------|------------------------------|-------------------------|----------------------|
| 1 | VDD | NC/VDD | NC | VSB | VDD |
| 2 | GND | GND | GND | NC | GND |
| 3 | GPIO | NC | NC | NC | NC |
| 4 | GPIO | NC | NC | PP/GPIO6 | NC |
| 5 | NC | NC | NC | NC | NC |
| 6 | VNC/GPIO | GPIO | GPIO | GPIO3 | NC |
| 7 | GPIO/VDD | PP | PP | NC | PP |
| 8 | VDD | VDD | NC | VHIO | VDD |
| 9 | GND | GND | NC | NC | GND |
| 10 | VNC | NC | NC | NC | NC |
| 11 | NC | NC | NC | NC | NC |
| 12 | NC | NC | NC | NC | NC |
| 13 | VNC/GPIO | NC | NC | GPIO4 | NC |
| 14 | VDD | NC/VDD | NC | NC | VDD |
| 15 | NC | NC | NC | NC | NC |
| 16 | GND | NC/GND | NC | GND | GND |
| 17 | SPI_RST# | RST# | SPI_RST# | PLTRST# | SPI_RST# |
| 18 | SPI_PIRQ# | PIRQ# | SPI_PIRQ# | PIRQ#/GPIO2 | SPI_PIRQ# |
| 19 | SPI_CLK | SCLK | SPI_CLK | SCLK | SPI_CLK |
| 20 | SPI_CS# | CS# | SPI_CS# | SCS#/GPIO5 | SPI_CS# |
| 21 | MOSI | MOSI | MOSI | MOSI/GPIO7 | MOSI |
| 22 | VDD | VDD | VPS | VHIO | VDD |
| 23 | GND | GND | NC | GND | GND |
| 24 | MISO | MISO | MISO | MISO | MISO |
| 25 | NC | NC | NC | NC | NC |
| 26 | NC | NC | NC | NC | NC |
| 27 | NC | NC | NC | NC | NC |
| 28 | NC | NC | NC | NC | NC |
| 29 | VNC/GPIO | NC | NC | SDA/GPIO0 | NC |
| 30 | VNC/GPIO | NC | NC | SCL/GPIO1 | NC |
| 31 | VNC | NC | NC | NC | NC |
| 32 | GND | GND | NC | NC | GND |




LCD POWER CIRCUIT






CMOS Camera






Touch Screen










| | | | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|------------------------------|------------|-------------|-----------------|-----|
| Security Classification | | LC Future Center Secret Data | | Title | | |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | eDP/CAMERA. | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | Size | Document Number | Rev |
| | | | | FS441/FS540 | 0.1 | |
| Date: | Friday, October 28, 2016 | Sheet | 33 | of 61 | | |




Need to change about 4700hm 5%-575412 Pagell1 Rev0.8




F1 use 1.1A




1.1.8VGS_PWR_EN_R pull high RV18----P26
 2.ON/OFFBTN# add diode D25-----P36
 3.del


| | | | | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|-------|--|---------------------------------------------------------------------------------------|---------------------------------------|------------|
| Security Classification | | LC Future Center Secret Data | | Title | |  | | |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | Blank | | | | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | | | Size B | Document Number FS441/FS540 | Rev 0.1 |
| Date: | | | | | | Friday, October 26, 2018 | Sheet 35 of 61 | |


ON/OFF switch






LID switch




| | | | | |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|---------------------------------------------------------------------------------------|
| Security Classification | LC Future Center Secret Data | | Title |  |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | Size Document Number Rev Custom FS441/FS540 0.1 |
| Date: Friday, October 28, 2018 | | | | Sheet 36 of 61 |







| | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------------------------------|--------------------------|---------------------------------------------------------------------------------------|
| Security Classification | | LC Future Center Secret Data | | TR10 |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | NGFF_SSD_1 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | |  |
| Size | Document Number | Rev | 0.1 | |
| C | FS441/FS540 | Date: | Friday, October 28, 2015 | Sheet 37 of 61 |




| | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|-------------------------------------------------------------------------------------------------|
| Security Classification | LC Future Center Secret Data | | Title |  |
| Issued Date | 2015/09/20 | Deciphered Date | 2016/08/20 | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | Size Document Number FS441/FS540 Date: Friday, October 28, 2015 Sheet 38 of 61 |
| | | | | R1V 0.1 |

SMSC thermal sensor placed near DIMM




REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"



HW thermal sensor










over temperature threshold:
RSET=3*RTMH
92+/-30C
Hysteresis temperature threshold.
RHYST=(RSET*RTML)/(3*RTML-RSET)
56+/-30C





Change Symbol to SP021410082 any 0614

| | | | | | |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|-------------------------|--------------------------|
| Security Classification | | LC Future Center Secret Data | | Title | |
| Issued Date | 2016/08/16 | Deciphered Date | 2017/08/15 | Thermal sensor/FAN Conn | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | Size Custom | Document Number |
| | | | | FS441/FS540 | |
| | | | | Date: | Friday, October 26, 2018 |
| | | | | Sheet | 39 of 61 |

RIGHT SIDE USB3.0 PORT x1



For USB Debug Function



| USBDEBUG | Kernel debug |
|----------------|--------------|
| Set input | Set input |
| Set output_Low | ENABLE |

| UARTA_P80_EN | POST 80 |
|----------------|---------|
| Set input | DISABLE |
| Set output_Low | ENABLE |

| OE# | S | FUNCTION |
|-----|---|--------------------|
| H | X | DISABLE |
| L | L | D(+/-) to ID(+/--) |
| L | H | D(+/-) to SD(+/--) |

07/06 add USB debug function Amy

| | | |
|-------------------------|------------------------------|-----------------|
| Security Classification | LC Future Center Secret Data | |
| Issued Date | 2015/08/20 | Deciphered Date |
| | | 2016/08/20 |

| | |
|-------|--------------------------|
| Title | Blank |
| Sheet | FS441/FS540 |
| Date: | Friday, October 26, 2019 |








Rev
0.1

Sheet 42 of 61




THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COUNTY OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Right SIDE USB3.0 PORT






C4304 close to USB Conn

04/02 add USB debug function bron





Change Symbol to SP011703284 amy 0614

USB2.0 PORT x1




change symbol to SP011807041 amy 0710




| Security Classification | | LC Future Center Secret Data | | Title | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|-------------------------------------|--------------------------|
| Issued Date | 2015/09/20 | Deciphered Date | 2016/08/20 | USB3 Port_Right & USB2.0 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | Size | Document Number |
| | | | | R441/FS540 | |
| | | | | Rev | 0.1 |
| | | | | Date: | Friday, October 28, 2015 |
| | | | | Sheet | 43 of 61 |

K/B Connector




KS00_7) KS00_7) 44
 KS00_17) KS00_17) 44




HIGH_FCBAR321-3160-1H
 ME#
 Change Symbol to #P01197040 any 0709



TP/B Connector





HIGH_FCBAR321-2051H
 ME#
 Change Symbol to #P01021800 Source 0029





PWR_LED Change to M/B (310~320) 08/17

| LED | State | LED Behavior |
|--------------|--------------|---------------------------------------------------|
| Power Button | System on | White_on(battery21k-20k) |
| | Standby | White_off(battery21k-20k) |
| | LED closed | Amber_silr_3a(battery0k-20k) |
| Charging | System off | off |
| | Battery only | off |
| | Charging | Amber_on(battery1k-5k) White_on(battery0k-20k) |




Reserve for VCCSGT discharge



12.1.4 VccSTG Rail Discharge Requirements


As long as VccST and VccSTG are power gated separately, the following requirements are critical to prevent system failure on Whiskey Lake:




1. VccSTG should have a discharge circuit, either integrated into its load switch or externally on the motherboard. The recommended nominal $R_{discharge} \leq 300\Omega$ to GND. The discharge circuit should be activated when the VccSTG load switch is disabled.
2. If VccST/VccPLL has a discharge circuit, either integrated into its load switch or externally on the motherboard, then VccSTG nominal $R_{discharge} \leq VccST/VccPLL R_{discharge}$.
3. The total capacitance on VccSTG \leq total capacitance on VccST/VccPLL.



08/29: Need double check enable signal and the resistance


| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|
| Security Classification | LC Future Center Secret Data | | Title |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | |
| Size | Document | Number | Rev |
| Custom | FS441/FS540 | | 0.1 |
| Date: | Friday, October 26, 2018 | Sheet | 46 of 61 |






Hole



PCB Fedical Mark PAD





MD Shielding





SODIMM Shielding




| | | | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------------------------|------------|-------|--------------------------|---------------------------------------------------------------------------------------|
| Security Classification | | LC Future Center Secret Data | | Title | |  |
| Issued Date | 2015/08/20 | Deciphered Date | 2016/08/20 | Hole | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER. | | | | Size | Document Number | Rev |
| | | | | B | FS441/FS540 | 0.1 |
| | | | | Date: | Friday, October 26, 2018 | Sheet 49 of 61 |






RTC_VCC 20MIL
+3VL 20MIL
VCCRTC 20MIL



2S1P polymer battery
voltage level: +5.5V ~
8.8 V

| | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|
| Security Classification | LC Future Center Secret Data | | Title |
| Issued Date | 2018/07/10 | Deciphered Date | 2018/07/10 |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | |
| Size | Document Number | Rev | |
| Custom | 140S-WHL | 0.3 | |
| Date: | Friday, October 26, 2018 | Sheet | 52 of 61 |






ACDECT setting 17.2V
 Charge current limit HW=7A
 DC discharge limit =26A
 Discharge current limit HW=9A during Turbo boost

EC_ON pull high reserve at EC,
no need USM enable=1.57V USM

ME require, so PC5500/PC5501 reverse
For EE noise debug-sky 0814

3VALW:
TDC=6A
OCP=8A
OVP=120%
Fsw=500KHZ
5VALW:
TDC=8A
OCP=10A
OVP=120%
Fsw=500KHZ






$V_{out} = 1.35V \pm 5\%$
 $V_{set} = 1.36V \pm 2\%$
 $OCP > 12A$
 $V_{ref} = 0.6V$
 $OVP = (1.25 - 1.35) * V_{ref}$
 $UVP = (0.7 - 0.8) * V_{ref}$
 $F_{sw} = 700Khz$
 $LSW1 \quad RDS = 36-50mohm, I_o = 0.5A$
 $LSW2 \quad RDS = 18-25mohm, I_o = 1A$
 $LSW3 \quad RDS = 5-7mohm, I_o = 3.5A$

09/08 change RVI395 to PR3613
 09/08 change RVI396 to PR3614

09/08 change RVI1394 to PR3615

| PWM-VID | Specification | |
|------------|---------------|------------|
| | N17 Config | N16 Config |
| Vmin (V) | 0.3 | 0.6 |
| Vmax (V) | 1.3 | 1.2 |
| Vboot (V) | 0.8 | 0.9 |
| Vstep (mV) | 6.25 | 6.25 |
| N(level) | 160 | 96 |
| Fpwm (KHz) | 675 | 1.125 |
| Tdmin (nS) | 9.26 | 9.26 |
| T (uS) | <100 | <100 |

| RT8816 PSI | UP1666 PSI | Phase Configuration |
|------------|------------|---------------------|
| 1.6V~5.5V | 1.6~5.5V | 2Phase CCM |
| 1.08~1.35V | 1~1.4V | 2Phase DEM |
| 0.7~0.88V | 0.4V~0.8V | 1Phase CCM |
| 0~0.4V | 0~0.2V | 1Phase DEM |




PR820, PR819, PC849 set TON for RT8816
 PR833, PR834 set FS/OC for UP1666
 PR833=82.5, PR834=100k, OCP=85A change by 0705-sky
 PR832, PC834, PR836 set COMP for UP1666

PR821 set OC and PC837 set external SS for RT8816

Vboot=0.8V
 Ripple=±20mV
 TDC=28.5A Iccmax=55A OCP>75A
 TDC=30A Iccmax=60.1A OCP>80A
 Vref=2V
 FUVF: Vfb=0.2V
 SUIVP: Vcomp=3V
 OVP: Vfb=2V
 Fsw=320KHz

| Component | Value | N17 | N16 |
|-----------|-------|-------|-----|
| R1 (KΩ) | PR816 | 6.19 | 20 |
| R2 (KΩ) | PR812 | 20.5 | 20 |
| R3 (KΩ) | PR815 | 4.32 | 2 |
| R4 (KΩ) | PR813 | 16.5 | 18 |
| R5 (KΩ) | PR818 | 0.309 | 0 |
| C (nF) | PC826 | 4.7 | 2.7 |

UPI_OPT@ : for UP1666
 RT_OPT@ : for RT8816A




PU5801 bom need change to RT3602AH(SA00009B600)--sky-0704


sky 0908: change PH5802 from SL200003K00 to SD00000408J

Place close to MOSFET

| | | | | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------|------------|----------------|
| Security Classification | LC Future Center Secret Data | | Title | PWR-CPU-CORE-1 |
| Issued Date | 2018/07/10 | Deciphered Date | 2018/07/10 | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small> | | | | |
| Size | 42 | Document Number | 140S-WHL | Rev |
| Date: | Friday, October 26, 2018 | ISheet | 58 | of 81 |




Vboot=0V Loadline=3.1mΩ
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=18A Iccmax=31A OCP=37A
 OVP=VID+370mV-VID+430mV
 Max Overshoot:70mv/10us
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz




U22 :21A
 U42: 48A


Vboot=0V Loadline=1.8mΩ
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=21A/48A Iccmax=32A/70A
 OCP=37A / 74A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz



ME require, so PC5500/PC5501 reverse
 for EE noise debug-sky 0814






Vboot=0V Loadline=10.3Ω
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=4A Iccmax=4.5A OCP=7A
 Max Overshoot:70mv/10us
 OVP=VID+370mV-VID+430mV
 UVP=VID-370mV-VID-225mV
 Fsw=550Khz





CPU_CORE: 2PCS_330U_D2_2V+1PCS_220U_D2_2V
 +13PCS_22U_0603_6V+18PCS_10U_0402_6V
 +16PCS_1U_0201_6V




Vendor modify_20180705
 PCS03 @ and skycap @ psc 220/0403
 sky modify_20180705
 change 105/0402 to 100/0403, 10/0201 to 10/0402
 sky modify_20180925
 layout change PCS024/PCS025 to PCS036/PCS045








VCCGT: 1PCS_330U_D2_2V+1PCS_220U_D2_2V
 +10PCS_22U_0603_6V+9PCS_9U_0603_6V
 +2PCS_1U_0402_6V= sky_07_09



VCCSA: 5PCS_22U_0603_6V+6PCS_10U_0603_6V
 +2PCS_1U_0402_6V=07-09 sky





| Component | Value | N17 | N16S-GTR |
|-----------|-------|-------|----------|
| R1 (KΩ) | PR816 | 6.19 | 20 |
| R2 (KΩ) | PR812 | 20.5 | 20 |
| R3 (KΩ) | PR815 | 4.32 | 2 |
| R4 (KΩ) | PR813 | 16.5 | 18 |
| R5 (KΩ) | PR818 | 0.309 | 0 |
| C (nF) | PC826 | 4.7 | 2.7 |