

LCFC Confidential


Y540 M/B Schematics Document

Coffee Lake H-Processor with DDR4 + NV N18E-G1 GPU

Vinafix.com

2019-03-22

REV: 2.0

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Cover Page		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Custom	Document Number Y540	Rev 2.0
				Date: Friday, March 22, 2019	Sheet 1 of 77	

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS VCCIO VCCSA VCCSTG VCCCPUCORE VCCGFXCORE +1.8VS_AON +1.8VGS NVVDD +1.0VGS FBVDDQ
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOM Structure Control Table

BOM Structure	BTO Item
@	Not stuff
15@	15'' Stuff
17@	17'' stuff
7000P@	7000P stuff
7502M@	7502 stuff
8111GUL@	LAN Chip 8111GUL part
8111H@	LAN Chip 8111H part
AG@	Anti-ghost
AOAC@	AOAC support part
BL@	BL
CD@	Cost down part
CNVI@	CNvi support part
DCI@	DCI
Debug@	USB2.0 port 1for Debug
EMC@	EMC part
EMC_8111H@	LAN 8111H EMC Part
EMC_NS@	EMC not stuff
GC6@	GC6
GYSNC@	GSYNC support part
HDMI@	HDMI
i5@i7@i9@	CPU Part
ME@	ME part(connector, hole)
M6GX6@S6GX6@	VRAM part

BOM Structure	BTO Item
MIRROR@	MIRROR
N18EG0@N18EG1@	GPU part
NOMIRROR@	17'' stuff
NPI@	SPI VCC diode stuff
OPT@	For NV GPU part
OPTANE@	Optane memory support part
RT8816_NS@	RT8816 not stuff
TPM@	For support TPM sku part
UP1666_@	UP1666 stuff
UP1666_NS@	UP1666 not stuff
UP9632_@	UP9632 part stuff
USB@	USB2.0 port1 for USB Port
X76@	VRAM


Port	Function
1	Back USB3.0
2	Left USB3.0
3	Right USB3.0
4	Type-C Port
5	NA
6	Camera
7:8	NA
9	AG
10:13	NA
14	BT

Port	Function
1	Back USB3.0
2	Type-C Port
3	Left USB3.0
4	Right USB3.0
5	NA
6	NA

Port	Function
0A	M.2 SSD Gen3
0B	NA
1A	NA
1B	NA
2	NA
3	NA
4	HDD Gen3
5	NA

Port	Function
1:8	NA
9	M.2 SSD/Optane
10	M.2 SSD/Optane
11	M.2 SSD/Optane
12	M.2 SSD/Optane
13	WLAN Gen1
14	LAN Gen1
15:24	NA






SMBUS Control Table

	SOURCE	VGA	BATT	IT8226E	SODIMM	MLAN W/LMXX	Thermal Sensor	PCH	TP Module	Charger	RGB KB Backlight	USB-C PD	H/PI Audio	Anti-ghost
EC_SMB_CK0 EC_SMB_DA0	IT8226E +3VALW	X	X	X	X	X	X	X	X	X	X	V +5VS	X	V +3VALW_AG
EC_SMB_CK1 EC_SMB_DA1	IT8226E +3VALW_R	X	V +3VALW_R	V +3VALW_R	X	X	X	X	X	V +3VALW_R	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8226E +3VS	V +1.8VS_AON	X	V +3VS	X	X	V +3VS Reserved	V +3VALW_PCH	X	X	X	X	X	X
PCH_SMBCLK	PCH +3VALW_PCH	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X	X	X
PCH_SMBDATA	PCH +3VALW_PCH	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X	X	X
PCH_RGBKB_SCL	PCH +3VALW_PCH	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X	X	X
PCH_RGBKB_SDA	PCH +3VALW_PCH	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X	X	X
EC_SMB_CK0 EC_SMB_DA0	IT8226E +3VALW	X	X	X	X	X	X	X	X	X	X	V +5VS	X	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address		PCH I2C 2 Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	0014	Thermal Sensor F75303M	1001100a b	DDR: D180A	1010 000x b	RGB Backlight	Need to update
Charger	0001 0010 b	VGA	0x3E (default)	DDR: D180B	1010 010x b		
		PCH	Need to update	TP Module	Need to update		
		Thermal Sensor NCT7718W	1001100ab	WLAN	Reserved		

Security Classification	LC Future Center Secret Data		Title
Issued Date	20180802	Designed Date	20180802
Blank#			Blank4
Doc ID	Y540		Rev
Date	19th March 2019	Page	4 of 17



UC1C			
PCIE_CRX_GTX_P15	E25	PEG_RXP_0	PEG_TXP_0
PCIE_CRX_GTX_N15	D25	PEG_RXN_0	PEG_TXN_0
PCIE_CRX_GTX_P14	E24	PEG_RXP_1	PEG_TXP_1
PCIE_CRX_GTX_N14	F24	PEG_RXN_1	PEG_TXN_1
PCIE_CRX_GTX_P13	E23	PEG_RXP_2	PEG_TXP_2
PCIE_CRX_GTX_N13	D23	PEG_RXN_2	PEG_TXN_2
PCIE_CRX_GTX_P12	E22	PEG_RXP_3	PEG_TXP_3
PCIE_CRX_GTX_N12	F22	PEG_RXN_3	PEG_TXN_3
PCIE_CRX_GTX_P11	E21	PEG_RXP_4	PEG_TXP_4
PCIE_CRX_GTX_N11	D21	PEG_RXN_4	PEG_TXN_4
PCIE_CRX_GTX_P10	E20	PEG_RXP_5	PEG_TXP_5
PCIE_CRX_GTX_N10	F20	PEG_RXN_5	PEG_TXN_5
PCIE_CRX_GTX_P9	E19	PEG_RXP_6	PEG_TXP_6
PCIE_CRX_GTX_N9	D19	PEG_RXN_6	PEG_TXN_6
PCIE_CRX_GTX_P8	E18	PEG_RXP_7	PEG_TXP_7
PCIE_CRX_GTX_N8	F18	PEG_RXN_7	PEG_TXN_7
PCIE_CRX_GTX_P7	D17	PEG_RXP_8	PEG_TXP_8
PCIE_CRX_GTX_N7	E17	PEG_RXN_8	PEG_TXN_8
PCIE_CRX_GTX_P6	F16	PEG_RXP_9	PEG_TXP_9
PCIE_CRX_GTX_N6	E16	PEG_RXN_9	PEG_TXN_9
PCIE_CRX_GTX_P5	D15	PEG_RXP_10	PEG_TXP_10
PCIE_CRX_GTX_N5	E15	PEG_RXN_10	PEG_TXN_10
PCIE_CRX_GTX_P4	F14	PEG_RXP_11	PEG_TXP_11
PCIE_CRX_GTX_N4	E14	PEG_RXN_11	PEG_TXN_11
PCIE_CRX_GTX_P3	D13	PEG_RXP_12	PEG_TXP_12
PCIE_CRX_GTX_N3	E13	PEG_RXN_12	PEG_TXN_12
PCIE_CRX_GTX_P2	F12	PEG_RXP_13	PEG_TXP_13
PCIE_CRX_GTX_N2	E12	PEG_RXN_13	PEG_TXN_13
PCIE_CRX_GTX_P1	D11	PEG_RXP_14	PEG_TXP_14
PCIE_CRX_GTX_N1	E11	PEG_RXN_14	PEG_TXN_14
PCIE_CRX_GTX_P0	F10	PEG_RXP_15	PEG_TXP_15
PCIE_CRX_GTX_N0	E10	PEG_RXN_15	PEG_TXN_15


B25	PCIE_CTX_GRX_P15	OPT@	CC32	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P15
A25	PCIE_CTX_GRX_N15	OPT@	CC16	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N15
B24	PCIE_CTX_GRX_P14	OPT@	CC31	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P14
C24	PCIE_CTX_GRX_N14	OPT@	CC15	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N14
B23	PCIE_CTX_GRX_P13	OPT@	CC30	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P13
A23	PCIE_CTX_GRX_N13	OPT@	CC14	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N13
B22	PCIE_CTX_GRX_P12	OPT@	CC29	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P12
C22	PCIE_CTX_GRX_N12	OPT@	CC13	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N12
B21	PCIE_CTX_GRX_P11	OPT@	CC28	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P11
A21	PCIE_CTX_GRX_N11	OPT@	CC12	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N11
B20	PCIE_CTX_GRX_P10	OPT@	CC27	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P10
C20	PCIE_CTX_GRX_N10	OPT@	CC11	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N10
B19	PCIE_CTX_GRX_P9	OPT@	CC26	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P9
A19	PCIE_CTX_GRX_N9	OPT@	CC10	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N9
B18	PCIE_CTX_GRX_P8	OPT@	CC25	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P8
C18	PCIE_CTX_GRX_N8	OPT@	CC9	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N8
A17	PCIE_CTX_GRX_P7	OPT@	CC24	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P7
B17	PCIE_CTX_GRX_N7	OPT@	CC8	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N7
C16	PCIE_CTX_GRX_P6	OPT@	CC23	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P6
B16	PCIE_CTX_GRX_N6	OPT@	CC7	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N6
A15	PCIE_CTX_GRX_P5	OPT@	CC22	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P5
B15	PCIE_CTX_GRX_N5	OPT@	CC6	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N5
C14	PCIE_CTX_GRX_P4	OPT@	CC21	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P4
B14	PCIE_CTX_GRX_N4	OPT@	CC5	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N4
A13	PCIE_CTX_GRX_P3	OPT@	CC20	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P3
B13	PCIE_CTX_GRX_N3	OPT@	CC4	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N3
C12	PCIE_CTX_GRX_P2	OPT@	CC19	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P2
B12	PCIE_CTX_GRX_N2	OPT@	CC3	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N2
A11	PCIE_CTX_GRX_P1	OPT@	CC18	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P1
B11	PCIE_CTX_GRX_N1	OPT@	CC2	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N1
C10	PCIE_CTX_GRX_P0	OPT@	CC17	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_P0
B10	PCIE_CTX_GRX_N0	OPT@	CC1	1	2	0.22U	0201	6.3V6-K	PCIE_CTX_C_GRX_N0



Note:
Place R_comp inside CPU cavity
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

19	DMI_CRX_PTX_P0	DMI_CRX_PTX_P0	D8	DMI_RXP_0	DMI_TXP_0	B8	DMI_CTX_PRX_P0	DMI_CTX_PRX_P0	19
19	DMI_CRX_PTX_N0	DMI_CRX_PTX_N0	E8	DMI_RXN_0	DMI_TXN_0	A8	DMI_CTX_PRX_N0	DMI_CTX_PRX_N0	19
19	DMI_CRX_PTX_P1	DMI_CRX_PTX_P1	E6	DMI_RXP_1	DMI_TXP_1	C6	DMI_CTX_PRX_P1	DMI_CTX_PRX_P1	19
19	DMI_CRX_PTX_N1	DMI_CRX_PTX_N1	F6	DMI_RXN_1	DMI_TXN_1	B6	DMI_CTX_PRX_N1	DMI_CTX_PRX_N1	19
19	DMI_CRX_PTX_P2	DMI_CRX_PTX_P2	D5	DMI_RXP_2	DMI_TXP_2	B5	DMI_CTX_PRX_P2	DMI_CTX_PRX_P2	19
19	DMI_CRX_PTX_N2	DMI_CRX_PTX_N2	E5	DMI_RXN_2	DMI_TXN_2	A5	DMI_CTX_PRX_N2	DMI_CTX_PRX_N2	19
19	DMI_CRX_PTX_P3	DMI_CRX_PTX_P3	J8	DMI_RXP_3	DMI_TXP_3	D4	DMI_CTX_PRX_P3	DMI_CTX_PRX_P3	19
19	DMI_CRX_PTX_N3	DMI_CRX_PTX_N3	J9	DMI_RXN_3	DMI_TXN_3	B4	DMI_CTX_PRX_N3	DMI_CTX_PRX_N3	19

COFFEE LAKE-H-CPU_BGA1440







Vinafix.com



Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	CPU (4/7) eDP, DDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size A3	Document Number	Date:		Rev	2.0
	Y540	Friday, March 22, 2019		Sheet	8 of 77








Vinafix.com



Security Classification	LC Future Center Secret Data		Title	CPU (57) PWR, BYPASS	
Release Date	20180802	Design Date	20180802		
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED USE OR DISSEMINATION OF THIS INFORMATION IS STRICTLY PROHIBITED.</small>					
Doc ID	Y540	Doc No	Y540	Rev	24
Date: Friday, 08/22/2018 09:04					



UC1F		
A10	VSS_1	VSS_82
A12	VSS_2	VSS_83
A16	VSS_3	VSS_84
A20	VSS_4	VSS_85
A22	VSS_5	VSS_86
A27	VSS_6	VSS_87
A24	VSS_7	VSS_88
A26	VSS_8	VSS_89
A28	VSS_9	VSS_90
A30	VSS_10	VSS_91
A6	VSS_11	VSS_92
A9	VSS_12	VSS_93
AA12	VSS_13	VSS_94
AA20	VSS_14	VSS_95
AA30	VSS_15	VSS_96
AB33	VSS_16	VSS_97
AB34	VSS_17	VSS_98
AB6	VSS_18	VSS_99
AC1	VSS_19	VSS_100
AC2	VSS_20	VSS_101
AC3	VSS_21	VSS_102
AC37	VSS_22	VSS_103
AC38	VSS_23	VSS_104
AC4	VSS_24	VSS_105
AC5	VSS_25	VSS_106
AC6	VSS_26	VSS_107
AD10	VSS_27	VSS_108
AD11	VSS_28	VSS_109
AD12	VSS_29	VSS_110
AD25	VSS_30	VSS_111
AD30	VSS_31	VSS_112
AD6	VSS_32	VSS_113
AD8	VSS_33	VSS_114
AD9	VSS_34	VSS_115
AE33	VSS_35	VSS_116
AE34	VSS_36	VSS_117
AED	VSS_37	VSS_118
AF1	VSS_38	VSS_119
AF12	VSS_39	VSS_120
AF13	VSS_40	VSS_121
AF14	VSS_41	VSS_122
AF2	VSS_42	VSS_123
AF3	VSS_43	VSS_124
AF4	VSS_44	VSS_125
AG10	VSS_45	VSS_126
AG11	VSS_46	VSS_127
AG13	VSS_47	VSS_128
AG29	VSS_48	VSS_129
AG30	VSS_49	VSS_130
AG6	VSS_50	VSS_131
AG7	VSS_51	VSS_132
AG8	VSS_52	VSS_133
AH12	VSS_53	VSS_134
AH33	VSS_54	VSS_135
AH34	VSS_55	VSS_136
AH35	VSS_56	VSS_137
AH36	VSS_57	VSS_138
AHE	VSS_58	VSS_139
AJ1	VSS_59	VSS_140
AJ13	VSS_60	VSS_141
AJ2	VSS_61	VSS_142
AJ3	VSS_62	VSS_143
AJ37	VSS_63	VSS_144
AJ38	VSS_64	VSS_145
AJ4	VSS_65	VSS_146
AJ5	VSS_66	VSS_147
AJ6	VSS_67	VSS_148
W4	VSS_68	VSS_149
W5	VSS_69	VSS_150
Y10	VSS_70	VSS_151
Y11	VSS_71	VSS_152
Y13	VSS_72	VSS_153
Y14	VSS_73	VSS_154
Y37	VSS_74	VSS_155
Y38	VSS_75	VSS_156
Y7	VSS_76	VSS_157
Y8	VSS_77	VSS_158
Y9	VSS_78	VSS_159
AK26	VSS_79	VSS_160
AK30	VSS_80	VSS_161
AK30	VSS_81	VSS_162

COFFEE LAKE-H-CPU_BGA1400


UC1G		
AW5	VSS_163	VSS_244
AY12	VSS_164	VSS_245
AY33	VSS_165	VSS_246
AY34	VSS_166	VSS_247
B9	VSS_167	VSS_248
BA10	VSS_168	VSS_249
BA11	VSS_169	VSS_250
BA12	VSS_170	VSS_251
BA37	VSS_171	VSS_252
BA38	VSS_172	VSS_253
BA6	VSS_173	VSS_254
BA7	VSS_174	VSS_255
BA9	VSS_175	VSS_256
BB1	VSS_176	VSS_257
BB12	VSS_177	VSS_258
BB2	VSS_178	VSS_259
BB29	VSS_179	VSS_260
BB3	VSS_180	VSS_261
BB30	VSS_181	VSS_262
BB4	VSS_182	VSS_263
BB5	VSS_183	VSS_264
BB6	VSS_184	VSS_265
BB7	VSS_185	VSS_266
BC13	VSS_186	VSS_267
BC14	VSS_187	VSS_268
BC33	VSS_188	VSS_269
BC34	VSS_189	VSS_270
BC8	VSS_190	VSS_271
BC9	VSS_191	VSS_272
BD10	VSS_192	VSS_273
BD12	VSS_193	VSS_274
BD37	VSS_194	VSS_275
BD6	VSS_195	VSS_276
BD7	VSS_196	VSS_277
BD9	VSS_197	VSS_278
BD9	VSS_198	VSS_279
BE1	VSS_199	VSS_280
BE2	VSS_200	VSS_281
BE29	VSS_201	VSS_282
BE3	VSS_202	VSS_283
BE30	VSS_203	VSS_284
BE4	VSS_204	VSS_285
BE5	VSS_205	VSS_286
BE6	VSS_206	VSS_287
BF12	VSS_207	VSS_288
BF33	VSS_208	VSS_289
BF34	VSS_209	VSS_290
BF6	VSS_210	VSS_291
BT12	VSS_211	VSS_292
BT13	VSS_212	VSS_293
BT14	VSS_213	VSS_294
BT37	VSS_214	VSS_295
BT38	VSS_215	VSS_296
BT6	VSS_216	VSS_297
BT9	VSS_217	VSS_298
BH10	VSS_218	VSS_299
BH11	VSS_219	VSS_300
BH12	VSS_220	VSS_301
BH14	VSS_221	VSS_302
BH2	VSS_222	VSS_303
BH3	VSS_223	VSS_304
BH4	VSS_224	VSS_305
BH5	VSS_225	VSS_306
BH6	VSS_226	VSS_307
BH7	VSS_227	VSS_308
BH8	VSS_228	VSS_309
BH9	VSS_229	VSS_310
I2	VSS_230	VSS_311
I3	VSS_231	VSS_312
I33	VSS_232	VSS_313
I34	VSS_233	VSS_314
I4	VSS_234	VSS_315
I5	VSS_235	VSS_316
I7	VSS_236	VSS_317
I8	VSS_237	VSS_318
I9	VSS_238	VSS_319
I37	VSS_239	VSS_320
I38	VSS_240	VSS_321
I39	VSS_241	VSS_322
I42	VSS_242	VSS_323
I44	VSS_243	VSS_324
I44	VSS_244	VSS_324

COFFEE LAKE-H-CPU_BGA1400


UC1H		
BN4	VSS_325	VSS_409
BP12	VSS_326	VSS_410
BP14	VSS_327	VSS_411
BP18	VSS_328	VSS_412
BP21	VSS_329	VSS_413
BP24	VSS_330	VSS_414
BP25	VSS_331	VSS_415
BP26	VSS_332	VSS_416
BP29	VSS_333	VSS_417
BP33	VSS_334	VSS_418
BP34	VSS_335	VSS_419
BP7	VSS_336	VSS_420
BR12	VSS_337	VSS_421
BR14	VSS_338	VSS_422
BR18	VSS_339	VSS_423
BR21	VSS_340	VSS_424
BR22	VSS_341	VSS_425
BR25	VSS_342	VSS_426
BR26	VSS_343	VSS_427
BR29	VSS_344	VSS_428
BR34	VSS_345	VSS_429
BR36	VSS_346	VSS_430
BR7	VSS_347	VSS_431
BT12	VSS_348	VSS_432
BT14	VSS_349	VSS_433
BT18	VSS_350	VSS_434
BT21	VSS_351	VSS_435
BT24	VSS_352	VSS_436
BT26	VSS_353	VSS_437
BT29	VSS_354	VSS_438
BT35	VSS_355	VSS_439
BT32	VSS_356	VSS_440
BT5	VSS_357	VSS_441
BT6	VSS_358	VSS_442
BT7	VSS_359	VSS_443
BT8	VSS_360	VSS_444
BT9	VSS_361	VSS_445
BT9	VSS_362	VSS_446
BT9	VSS_363	VSS_447
BT9	VSS_364	VSS_448
BT9	VSS_365	VSS_449
BT9	VSS_366	VSS_450
BT9	VSS_367	VSS_451
BT9	VSS_368	VSS_452
BT9	VSS_369	VSS_453
BT9	VSS_370	VSS_454
BT9	VSS_371	VSS_455
BT9	VSS_372	VSS_456
BT9	VSS_373	VSS_457
BT9	VSS_374	VSS_458
BT9	VSS_375	VSS_459
BT9	VSS_376	VSS_460
BT9	VSS_377	VSS_461
BT9	VSS_378	VSS_462
BT9	VSS_379	VSS_463
BT9	VSS_380	VSS_464
BT9	VSS_381	VSS_465
BT9	VSS_382	VSS_466
BT9	VSS_383	VSS_467
BT9	VSS_384	VSS_468
BT9	VSS_385	VSS_469
BT9	VSS_386	VSS_470
BT9	VSS_387	VSS_471
BT9	VSS_388	VSS_472
BT9	VSS_389	VSS_473
BT9	VSS_390	VSS_474
BT9	VSS_391	VSS_475
BT9	VSS_392	VSS_476
BT9	VSS_393	VSS_477
BT9	VSS_394	VSS_478
BT9	VSS_395	VSS_479
BT9	VSS_396	VSS_480
BT9	VSS_397	VSS_481
BT9	VSS_398	VSS_482
BT9	VSS_399	VSS_483
BT9	VSS_400	VSS_484
BT9	VSS_401	VSS_485
BT9	VSS_402	VSS_486
BT9	VSS_403	VSS_487
BT9	VSS_404	VSS_488
BT9	VSS_405	VSS_489
BT9	VSS_406	VSS_490
BT9	VSS_407	VSS_491
BT9	VSS_408	VSS_492
BT9	VSS_409	VSS_493
BT9	VSS_410	VSS_494
BT9	VSS_411	VSS_495
BT9	VSS_412	VSS_496
BT9	VSS_413	VSS_497
BT9	VSS_414	VSS_498
BT9	VSS_415	VSS_499
BT9	VSS_416	VSS_500

COFFEE LAKE-H-CPU_BGA1400

DDR4 SO-DIMM A





Layout Note: Place near DIMM



Note: VREF trace width:20 mils at least Spacing:20mils to other signal/planes Place near DIMM socket

SPD Address = 0H


Layout Note: Place near DIMM



Vinafx.com

Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Rev	
C	Y540	2.0	
Date:	Friday, March 22, 2019	Sheet	12 of 77

DDR4 SO-DIMM B




SPD Address = 2H

Layout Note:
Place near DIMM



Layout Note:
Place near DIMM

Near JDDRH1



CAD Note:
Trace width= 20 mil, Spacing=20 mils
For EMC




Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		Document Number
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Sheet	13 of 77
Date: Friday, March 22, 2019				Revision	2.0





Security Classification				LC Future Center Secret Data				Title	
Issued Date				2018/08/02		Deciphered Date		2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size	Document Number		Rev						
A3	Y540		2.0						
Date:	Friday, March 22, 2019			Sheet			14 of 77		



HM370 only have 4 (#1-#4) USB3.1 GEN2 port



Vinafix.com








- DDPB_CTRLCLK**
The signal has a weak internal pull-down.
H Port B is detected.
* L Port B is not detected.
- DDPC_CTRLCLK**
The signal has a weak internal pull-down.
* H Port C is detected.
L Port C is not detected. (Default)
- DDPD_CTRLCLK**
The signal has a weak internal pull-down.
H Port D is detected.
* L Port D is not detected. (Default)

Vinafix.com



Security Classification		LC Future Center Secret Data	
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		
PCH (2/9) USB3/GPPAEFGHI		
Size A3	Document Number	Rev 2.0
	Y540	
Date:	Friday, March 22, 2019	Sheet 15 of 77





+3V_SPI
 1. If support DS3, connect to +3VS and don't support EC mirror code;
 2. If don't support DS3, connect to +3VALW_PCH and support EC mirror code.



GPP_H15 /SML3ALERT# (Strap reserved)
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
 Power Plane: Primary Well




GPP_H12 /SML2ALERT#
 This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default)
 1 = Slave Attached Flash Sharing (SAFS) disabled. Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or I2C strap is configured to '0' (eSPI is disabled).
 Notes:
 1. The internal pull-down is disabled after RMRSTR# deasserts.
 2. This signal is in the primary well.

SPIO_MISO1, SPIO_MISO, SPIO_IO[2:3] all have internal pull up


SPIO_MOSI
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

SPIO_IO2
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

SPIO_IO3
 External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.




Vinafx.com



Primary Well Group J (1.8 V Only)

Signal	Usage	When Sampled	Comment
GPP_34 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Select	Rising edge of RSMRST#	This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH. (Default) 0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
GPP_36 / CNV_RGI_DT / UART0_TXD	M.2 CNV Mode Select	Rising edge of RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVI enable. 1 = Integrated CNVI disable.
GPP_39	1.8V VCCSPI	Rising edge of RSMRST#	The signal has a weak internal pull-down 0 = VCCSPI is connected to 3.3V rail 1 = VCCSPI is connected to 1.8V rail Note: If VCCSPI is connected to 1.8V rail, this pin strap must be a '1' for the proper functionality of the SPI (Flash) I/Os







CAD Note:
Trace width: 15 mils, Spacing: 15mil
Min length: N/A mils
0602 Strap: Add refer to EDS&CRB
16.5.4 GPP3_RCOMP_1P8 Signal
The ICH implements the CNV3_RCOMP_1P8 as an external bias resistor to ground. 0 (Default) = (N/A) resistor to ground. 1 (Required) = the signal and the strap resistor pin be connected with S01_R109P_1P8 and S02_R109P_1P8 on the platform.

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Blank	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Rev	2.0		
Custian	Y540	Date	Friday, March 22, 2019	ISheet	19 of 77




GPP_B22 /GSP11_MOSI (Boot BIOS Strap Bit BBS)
 This signal has a weak internal pull-down.
 This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset Dch, bit6)
 0: SPI (default)
 1: LPC
 Notes:
 1. The internal pull-down is disabled after PCH_PWROK is high.
 4. This signal is in the primary well.

Bit 6	Boot BIOS Destination
0	SPI (Default)
1	LPC



Vinafix.com

Function	PCH_GPA18	PCH_GPA19	PCH_GPA20	PCH_GPA21	PCH_GPA22	PCH_GPA23
Y540-15-N17P	0	0	0	0	X	X
Y540-15-N18E G0	0	0	0	1	X	X
Y540-15-N18E G1	0	0	1	0	X	X
Y540-15-N18P	0	0	1	1	X	X
Y7000P-15-N17P	0	1	0	0	X	X
Y7000P-15-N18E G0	0	1	0	1	X	X
Y7000P-15-N18E G1	0	1	1	0	X	X
Y7000P-15-N18P	0	1	1	1	X	X
Y540-17-N17P	1	0	0	0	X	X
Y540-17-N18E G0	1	0	0	1	X	X
Y540-17-N18E G1	1	0	1	0	X	X
Y540-17-N18P	1	0	1	1	X	X



Need short

4.174A (VCCPRIM_1P05)

+VCCDVS_1P05

3 of 13

CANNONLAKE-H-PCH_FCBGA874

+1.05VALW_SENSE

67 VCCMPHY_SENSE
67 VSSMPHY_SENSE

CRB place to PCH

RC283 100.0402_1%

RC281 100.0402_1%

Security Classification	LC Future Center Secret Data	
Issued Date	2018/08/02	Deciphered Date
		2018/08/02




Title	
PCH (7/8) PWR	

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size	Document Number	Rev
C	Y540	2.0

Vinafx.com
follow CRB reserved by Bing 0627






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev
				Y540	2.0
				Date:	Friday, March 22, 2019
				Sheet	22 of 77

N18E-G1 GPIO

GPIO	I/O	GPIO Name	Function Description	Net name	I/O Termination
GPIO0	OUT	NVVDD_PWM_VID	PWM Output to control NVVDD	NVVDD_PWM_VID	
GPIO1	OUT	GC6:GC6_FB_EN	GC6 FRAME BUFFER ENABLE	FB_GC6_EN	(10K pull down)
GPIO2	IN	GC6:GPU_EVENT*	Wake the GPU from GC6 state	GPU_EVENT#_R	(10K pull High)
GPIO3	OUT	UNUSED	UNUSED	UNUSED	
GPIO4	OUT	GC6:1V8_MAIN_EN	GPU power sequencing for GC6 --- 1V8_MAIN_EN	1V8_MAIN_EN	(10K pull High)
GPIO5	IN	FRAME_LOCK*	Active low Frame Lock for NVSR panel	GPU_FRAME_LOCK#	
GPIO6	OUT	NVVDD_PSI*	Phase Shedding, NVVDD_PSI	NVVDD_PSI	(5.1K pull High)
GPIO7	OUT	LCD_BL_PWM	LCD Panel Backlight PWM	GPU_EDP_PWM	(100K pull down)
GPIO8	OUT	MEM_VDD_CTL	Memory voltage Control	FBVDDQ_SEL	(10K pull down)
GPIO9	I/O	THERM_ALERT*	Active Low Thermal Alert	VGA_ALERT#	(10K pull High)
GPIO10	OUT	MEM_VREF_CTL	Memory VREF Control	MEM_VREF	(10K pull down)
GPIO11	OUT	LCD_VCC	LCD Panel VOLTAGE	GPU_EDP_ENVDD	(10K pull down)
GPIO12	IN	PWR_LEVEL	AC power detect or power supply overdraw input	VGA_AC_DET_R	(10K pull High)
GPIO13	OUT	UNUSED	UNUSED	UNUSED	
GPIO14	IN	HPD_IFPA*	Hot Plug Detect for IFPA	IFPA_HPD	(10K pull High)
GPIO15	IN	HPD_IFPB*	Hot Plug Detect for IFPB	UNUSED	
GPIO16	OUT	UNUSED	UNUSED	UNUSED	
GPIO17	IN	HPD_IFPD*	Hot Plug Detect for IFPD	GPU_EDP_ENBK_L	(100K pull down)
GPIO18	IN	HPD_IFPE*	Hot Plug Detect for IFPE	IFPE_HPD	(10K pull High)
GPIO19	OUT	Reserved	UNUSED	UNUSED	
GPIO20	OUT	GC6:NB_FGC6	Low Power States Fast CG6	NB_FGC6	(10K pull down)
GPIO21	OUT	LCD_BLE_N	LCD Panel Backlight Enable	GPU_EDP_ENBK_L	
GPIO22		UNUSED	UNUSED	UNUSED	
GPIO23		UNUSED	UNUSED	RASTER_SYNC1	(100K pull down)
GPIO24	IN	HPD_IFPF*/USBC_HPD* or DONGLE_DET*	Hot Plug Detect for IFPF or USBC	UNUSED	
GPIO25	OUT	FBVDD_PSI	Turns off phases of the Frame buffer power supply	FBVDDQ_PSI	(5.1K pull High)
GPIO26		FP_FUSE	Field-programming of select fuses	GPIO26_FP_FUSE	(10K pull down)
GPIO27	IN	HPD_IFPC*	Hot Plug Detect for IFPC	IFPC_HPD	(10K pull High)
GPIO28		ADC_MUX_SEL	OVRM MUX SEL	ADC_MUX_SEL_R	(10K pull High)
GPIO29	OUT	IDLE_IN_SW	IDLE_IN_SW	IDLE_IN_SW	(10K pull down)
GPIO30		UNUSED	UNUSED	UNUSED	

N18E-G1 Power Sequence



- The ramp time for any rail must be more than 40ns and is recommended to be less than 2ms.
- Delay from 1V8_MAIN_EN to PEXVDD/NVVDD_PG00D must NOT exceed 4ms.
- It is recommended that the delay from 1V8_AON on to FBVDDQ/NVVDD_PG00D assertion not exceed 20ms.
- Power up NVVDD must be 90% before PEXVDD can start ramp-up.
- All 3.3V devices that connect to the GPU must be powered after 1V8_AON; GPU cannot have any 3.3V leakage paths before 1V8_AON is present.
- Refer to Vinafix.com for memory-related power sequencing.
- FBVDDQ, USB_VDDP and 1V8_AON don't need power cycle for GC6

- PEXVDD must power down before NVVDD,
- For GDDR6, VPP must be equal to or higher than FBVDD/Q at all times; use gate logic and discharge circuit as needed
- All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1V8_AON and 1.8V_MAIN power down.
- Power down of PEXVDD must be less than 10% before NVVDD can start ramp-down..

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]	N18E-G1 VRAM
L	L	L	0 (0x0000)	Samsung K4Z80325BC-HC14
L	L	H	1 (0x0001)	Micron MT61K256M32JE-14:A
L	H	L	2 (0x0002)	
L	H	H	3 (0x0003)	
H	L	L	4 (0x0004)	
H	L	H	5 (0x0005)	
H	H	L	6 (0x0006)	
H	H	H	7 (0x0007)	
L	L	M	8 (0x0008)	
L	M	L	9 (0x0009)	
L	M	H	10 (0x000A)	
L	H	M	11 (0x000B)	
M	L	L	12 (0x000C)	
M	L	H	13 (0x000D)	

FS_OVERT# FUNCTION

ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT# FUNCTION
L	L	L	FS_OVERT# function ENABLE
L	L	H	FS_OVERT# function DISABLED Reserved; do not configure

Vinafix.com

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

- 1:SMB_ALT_ADDR ENABLE
- 0:SMB_ALT_ADDR DISABLE
- 1:DEVID_SEL REBRAND
- 0:DEVID_SEL ORIGINAL
- 1:PCIE_CFG LOW POWER
- 0:PCIE_CFG HIGH POWER
- 1:VGA_DEVICE ENABLE
- 0:VGA_DEVICE DISABLE







Security Classification	LC Future Center Secret Data	
Issued Date	2018/08/02	Deciphered Date
		2018/08/02

THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.






Title	
N18E VGA Notes List	
Size C	Document Number Y540
Date: Friday, March 22, 2019	Sheet 23 of 77



Rev 2.0





Security Classification	LC Future Center Secret Data	Title
Revised Date	20180802	Designed Date
20180802		20180802
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.		
Rev D	Y540	Y540
Date	1989.0809.29.2019	Page 26 of 77




Vinafix.com




Security Classification	LC Future Center Secret Data		This
Issued Date	20180802	Designed Date	20180802
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSMITTED FROM THE COUNTRY OF THE COMPANY'S ORIGIN AND REPRODUCED BY A AUTHORIZED BY LC FUTURE CENTER WITHIN THE COUNTRY OF THE COMPANY'S ORIGIN. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET IS STRICTLY PROHIBITED. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET IS STRICTLY PROHIBITED. ANY UNAUTHORIZED REPRODUCTION OR TRANSMISSION OF THIS SHEET IS STRICTLY PROHIBITED.</small>			
Doc ID	Document Name		Rev
Y540	NHE-G1_DIGITAL_OUT1F		1
Date	1989-08-02-2019	Scale	28 of 77





Vinafix.com


Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		N18E-G1_NVHS I/F
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size A2 Document Number Y540 Date Friday, March 22, 2019	Rev 2.0 Sheet 28 of 77














Y540 N18E	Strap5	Strap4	Strap3
DGPU only+Non G-sync panel	0	0	1
DGPU only+G-sync panel	1	0	1

Key Specifications:

	N18E-G3	N18E-G2	N18E-G1
Product Part Number	N18E-G3-A1	N18E-G2-A1	N18E-G1-KD-A1
NVIDIA Part Number ¹ (used on labels of packaging materials)	TU104-750-A1	TU106-750-A1	TU106-725-KD-A1
Device ID	<ul style="list-style-type: none"> Primary: 0x1E90 Secondary: 0x1ED0 	<ul style="list-style-type: none"> Primary: 0x1F10 Secondary: 0x1F50 	<ul style="list-style-type: none"> Primary: 0x1F11 Secondary: 0x1F51
Memory interface	256-bit GDDR6	256-bit GDDR6	192-bit GDDR6
Package	GB4B-256	GB4B-256	GB4B-256




Security Classification	LC Future Center Secret Data		This
Issued Date	20180802	Dissemination Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND UNCLASSIFIED INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.			HBE-G1_POWER GPU CORE
Doc No	Y540	Page	30 of 37
Date	Friday, 08/02/2018	Author	














Reserve P03, RV1107, RV1105, CV444 for NV sequence requirement-Barry 10/20

Vinafix.com



Security Classification	LC Future Center Secret Data		Title
Issued Date	20180802	Discontinued Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSMITTED FROM THE COUNTRY OF THE COMPANY'S JURISDICTION OF P&D AND REPRODUCED BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.			Rev D
Doc ID	Y540		Page 3 of 77
Date	Friday, 8/2/2018	Scale	1:1



Security Classification	LC Future Center Secret Data		This
Issued Date	20180802	Discontinued Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.			Title NHE-G1_GND
Doc ID	Doc Number/Revision	Page	24
	Y540	1 of 17	
Date: Friday, 8/2/2018 2:29:29 PM			





VREF IS NOT USED IN x16 CONFIGURATION
1K OHM PULL-DOWN IS IN PLACE OF THE 1.33K FOR RV99



Vinafix.com



Vinafix.com

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C Document Number Y540 Date: Friday, March 22, 2019 Sheet 34 of 77









follow CRB bit swap

Vinafix.com





Vinafix.com







follow CRB bit swap

Vinafix.com









Vinafix.com

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		N18E-G1_GDDR6_B_[63_32]
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	C	Document Number	Y540	Rev	2.0
Date:	Friday, March 22, 2019	Sheet	36	of	77




follow CRB bit swap

Vinafix.com




Vinafix.com

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		N18E-G1_GDDR6_C_31_01
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	C	Document Number	Y540	Rev	2.0
Date:	Friday, March 22, 2019	Sheet	37	of	77











Vinafix.com



Vinafix.com

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		N18E-G1_GDDR6_C_[63_32]
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	C	Document Number	Y540	Rev	2.0
Date:	Friday, March 22, 2019	Sheet	38	of	77


LCD POWER CIRCUIT



Vinafix.com

Vinafix.com




Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		eDP/CMOS/Touch screen
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				C	Y540
				Date:	Friday, March 22, 2019
				Sheet	39 of 77














Base on test result fine turn the resistor value

EQ & DE setting BCM structure default setting, need fine tune







Location	PS8713BT	P13EQX7502M
RW38	no need use	7502M
RW34		
RW35	internal pull down no need external resistance	default setting EQ_A/B: floating for EQ=6dB DE_A/B: floating for DE=-3.5dB need fine tune
RW36		
RW37		
RW30 RW27	PS8713@	floating without external connection
RW19 RW22 RW23 RW26	Used for EQ&DE setting base on fine tune result	NC pin no need use
RW20 RW21 RW24 RW25	Used for EQ&DE setting base on fine tune result	Used for EQ&DE setting base on fine tune result





Vinafix.com



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	y540		Rev
C				2.0
Date:	Friday, March 22, 2019	Sheet	42	of
			77	



Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Document Number Y540 Date: Friday, March 22, 2019
Sheet 44 of 77			Rev 2.0

Vinafix.com

SATA HDD Conn.







14	SATA_PRX_DTX_P4	SATA_PRX_DTX_P4	C69	1	2	0.01U	0201	10V6K	SATA_PRX_C_DTX_P4
14	SATA_PRX_DTX_N4	SATA_PRX_DTX_N4	C68	1	2	0.01U	0201	10V6K	SATA_PRX_C_DTX_N4
14	SATA_PTX_DRX_N4	SATA_PTX_DRX_N4	C67	1	2	0.01U	0201	10V6K	SATA_PTX_C_DRX_N4
14	SATA_PTX_DRX_P4	SATA_PTX_DRX_P4	C66	1	2	0.01U	0201	10V6K	SATA_PTX_C_DRX_P4


Vinafix.com

Security Classification				LC Future Center Secret Data				Title			
Issued Date		2018/08/02		Deciphered Date		2018/08/02		HDD/XBOX CONN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Size	Document Number	Rev	
								Custom	Y540	2.0	
								Date:	Friday, March 22, 2019	Sheet	46 of 77








USB charger 2.5A





CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCH OUT held low
1	1	1	1	CDP Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto Data Disconnected and Power Wake Function Active



For USB Debug Function




Vinafix.com




USBDEBUG	Kernel debug
Set input	Set input
Set output Low	ENABLE

UARTA_P80_EN	POST 80
Set input	DISABLE
Set output Low	ENABLE















OE#	S	FUNCTION
H	X	DISABLE
L	L	D(+/-) to 1D(+/-)
L	H	D(+/-) to 2D(+/-)





Vinafx.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	ITE8371LQFP	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	C	Document Number	Y540	Rev	2.0
Date:	Friday, March 22, 2019	Sheet	49	of	77



Security Classification	LC Future Center Secret Data		Title
Issued Date	20180802	Designed Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY BE TRANSMITTED FROM THE CUSTOMER TO THE LOWEST COMMON DENOMINATOR OF AND MAY BE USED BY OR FOR ANYONE TO WHOM IT IS TRANSMITTED WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			
Rev. D	1	Revision Number	540
Date	1909 1809 22 2019	Issue	50 of 77


+3VALW TO +3VALW_LAN

**+3VALW_LAN rising time (10%~90%):
0.5ms < spec < 100ms**

Need short

width : 40 mils

width : 40 mils



18,29,45,49,50 PLT_RST#
14 PCIE_PRX_DTX_N14
14 PCIE_PRX_DTX_P14

CL12 1 2 0.1u 0201 10V6K
CL13 1 2 0.1u 0201 10V6K

modify by Grace v0.4






Layout Note: LL1 must be within 200mil to Pin24, CL36, CL37 must be within 200mil to LL1
+LAN_REGOUT: Width = 60mil

Security Classification		LC Future Center Secret Data	
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			




Title		LAN_RTL8111	
Size	Document Number	Y540	Rev 2.0
Date	Friday, March 22, 2019	Sheet 51 of 77	



DL1/DL2
1'S PN:SC300005900
Place Close to TL1






Vinafix.com



Vinafix.com









Security Classification	LC Future Center Secret Data		Title
Issued Date	20180802	Designated Date	20180802
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND FINANCIAL SUBJECT INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COUNTRY OF ORIGIN WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. ANY UNAUTHORIZED REPRODUCTION OR DISSEMINATION OF THIS SHEET IS PROHIBITED. THE USER SHALL BE RESPONSIBLE FOR THE PROTECTION OF THIS SHEET.			DC V TO VS INTERFACE
Rev D	Project Number		
Date			Page 53 of 77



Digital power for digital I/O circuit




Analog power for DACs, ADCs








Vinafix.com

Security Classification	LC Future Center Secret Data		Title
Revision Date	20180802	Design Date	20180802
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER.			
Doc ID	Y540	Documant Number	Y540
Date	Version	Issue	1 of 17

Fintek(1 Local+2 Remote) thermal sensor placed near DIMM





REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"



for layout optimized, change the EC_AGND to GND

Nuvoton(1 Local+1 Remote) thermal sensor placed near TBD



FAN Conn

Address 1001_101xb





TABLE : CPU ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

LOGIC


TABLE : PCH ITP DEBUG REPORT

	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM


LOGIC

TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)		R563
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM




SA000006000, 8 IC P88331BQFN60GTR-A2 QFN 60P DP SWITCH symbol & footprint apply



Vinafx.com

EDP_SW :Port switching control configuration; Internal pull up at 150kΩ, 3.3V I/O.
 s1: Input Port1 is selected (default)
 s2: Input Port2 is selected

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C Document Number Y540 Date: Friday, March 22, 2019 Sheet 57 of 77




Vinafix.com

Security Classification	LC Future Center Secret Data		Title	 Anti-ghost KB
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Document Number y540 Date Friday, March 22, 2019
Sheet 58 of 77				Rev 2.0

HDMI Logo


ZZZ1 HDMI@



HDMI Logo
R00000040J

PCB MB

ZZZ2



PCB FY515 NM-C221 NS-C225/C226/C227
DAZ1DG00101

GPU

UV1



S IC N18E-G1-KD-A1 BGA 2228 GPU, A.2
SA00009QU00
N18EG1@


UV1



S IC N18E-G0-A1 BGA 2228 GPU 12!
SA00009V300
N18EG0@


CPU

UC1 i5@




S IC CL8068404121905 SRF6X U0 2.4G BGA 1440 32C CL8068404100301 QQLT P0 2.4G BSA
SA0000A0P10

UC1 i7@



SA0000A0N10


UC1 i9@



SA00009PG00

PCH


UH1



S IC FH82HM370 SR40B B0 BGA 874P PCH 12!
SA00009AG00

Samsung 6GB VRAM


ZZZ4 S6GX6@



SAMSUNG_6GB_VRAM
X7646K12001

Micron 6GB VRAM

ZZZ5 M6GX6@



MICRON_6GB_VRAM
X7646K12002

SW5 15@



SW EVQPQH855
SN100006P00

D1 15@



AZ5725-01F
SC400008K00

U5 15@



AH9247-W-7
SA00007RN00

LED2 15@



B1931TX-05P-000314
SC50000DA00

LED301 15@



B2972UDBS05P-000114
SC50000FR00

LED301 17@



B2972UDBS05P-000114
SC50000FR00

SW5 7000P@



SW EVQPQH855
SN100006P00

D1 7000P@




AZ5725-01F
SC400008K00

U5 7000P@




AH9247-W-7
SA00007RN00

R3001 15@



150_0402_5%
SD02815008J

R3001 17@




150_0402_5%
SD02815008J

modify by Grace


SKU ID

RH157 15@




S RES 1/20W 10K +-5% 0201
SD04310028J

RH158 15@




S RES 1/20W 10K +-5% 0201
SD04310028J

RH153 N18EG1@




10K 0201 5%
SD04310028J

RH195 N18EG1@




10K 0201 5%
SD04310028J

RH157 7000P@




S RES 1/20W 10K +-5% 0201
SD04310028J

RH155 7000P@




S RES 1/20W 10K +-5% 0201
SD04310028J

RH159 N18EG0@




10K 0201 5%
SD04310028J

RH163 N18EG0@




10K 0201 5%
SD04310028J

RH152 17@






S RES 1/20W 10K +-5% 0201
SD04310028J


RH158 17@






S RES 1/20W 10K +-5% 0201
SD04310028J

Vinafix.com








Vinafix.com

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2018/08/02	Deciphered Date	2018/08/02		PWR-DCIN/BATT/RTC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Y540		Rev	
C				2.0	
Date:	Friday, March 22, 2019	Sheet	62	of	77


7.31 change PQ201 from AON6636 to PSMN2R0-30YLE for 230W adaptor

7.31 change PQ202 from AON6414 to AON6324 for 230W adaptor



Vinafx.com

Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/08/02	Deciphered Date	2018/08/02
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NETWORK TRAFFIC SHEET FOR THE FORMATION OF IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Y540	
Custom			
Date:	Friday, March 22, 2019	Sheet	63 of 77



$V_{out} = 3.3V \pm 5\%$
 $V_{set} = 3.3V \pm 1.5\%$
 $FSW = 475KHz$
 $TDC = 8A$ $OCp = 13A$
 $OVP = V_{out} \pm 113\%$
 $UVP = V_{out} \pm 52\%$

$V_{out} = 5V \pm 5\%$
 $V_{set} = 5.06V \pm 1.5\%$
 $FSW = 400KHz$
 $TDC = 10A$ $OCp = 16A$
 $OVP = V_{out} \pm 113\%$
 $UVP = V_{out} \pm 52\%$


$V_{out} = 2V * (1 + PR610 / PR613)$

$V_{out} = 2V * (1 + PR612 / PR616)$

8.1 add 10mohm resistor for power test


8.1 add 10mohm resistor for power test

Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/08/02	Deciphered Date	2018/08/02
			PWR-3/5VALW
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			Revision y540 Date: Friday, March 22, 2019
			Sheet 84 of 77



$V_{out}=1.2V\pm5\%$
 $V_{set}=1.212V\pm2\%$
 $OCP=1.4A$
 $V_{ref}=0.6V$
 $OVP=(1.25\sim1.35)*V_{ref}$
 $UVP=(0.7\sim0.8)*V_{ref}$
 $F_{sw}=700Khz (Rmode=0)$
 $F_{sw}=500Khz (Rmode=150K)$


$V_{out}=0.6V\pm5\%$
 $OCP=1.5A$
 $VTT=1/2VDDQ$




Vinafix.com

STATE	EN1	EN2	VDDQ	VTT_REFP	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	ff	ff	ff

Note: S3 - sleep ; S5 - power off



Address	0X6A	0X68	0X66	0X64	0X62	0X60
TOP R (Kohm)	OPEN	3.9	3	2.3	1.3	10
BOT R (Kohm)	10	1.3	2.3	3	3.9	OPEN
Bus_sel Volt (% of VCC)	0%	25%	40%	60%	75%	100%





Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	PWR-2.5V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Custom	Document Number	Y540	Rev	2.0
Date:	Friday, March 22, 2019	Sheet	66	of	77




$V_{out}=1.05V\pm 5\%$
 $V_{set}=1.051V\pm 1.81\%$
 $V_{ref}=0.6V(+1\%)$
 $TDC=8A$
 $OCP=12A$
 $OVP=(1.15\sim 1.25)*V_{out}$
 $UVP=(0.6\sim 0.7)*V_{out}$
 $F_{sw}=500Khz$ min=425K max=575K




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				


VCCIO 20VB+ change to Core VIN for layout







ILMT=0 OCP=6.5A
 ILMT=floating OCP=9.5A
 ILMT=1 OCP=12.5A


Vout=0.95V±50mV
 Vset=0.962V±1.78%
 Vref=0.6V
 TDC=6A
 OCP=9.5A TYP=10.5A MAX 11.5A
 OVP=(1.15~1.25)*Vout
 UVP=(0.6~0.7)*Vout
 Fsw=500Khz min=425K max=575K





Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				




Vinafix.com



Vboot=0V Loadline=1.8mΩ
 Ripple=30mV/10mV (0A-0.5A)
 Ripple=10mV (0.5A-TDC)
 Ripple=15mV (TDC-Iccmax)
 TDC=80A (0 0A)
 Iccmax=128A (H42=86) OCP=155A (H42=96A)
 OVP=VID+400mV
 OVP=VID+ing (SS)
 UVP=VID-300mV
 Fsw=500Khz



Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/08/02	Deciphered Date	2018/08/02
			PWR-VCCCPUCORE
<small>THIS SUBJECT OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SUBJECT IS THE PROPERTY OF LC FUTURE CENTER AND THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			Size: Document Number Y540 Date: Policy, March 27, 2018 Sheet: 10 of 11





Vboot=0V Loadline=2.7mΩ
 Ripple=+30mV/-10mV (0A-0.5A)
 Ripple=+10mV (0.5A-TDC)
 Ripple=+15mV (TDC-Iccmax)
 TDC=25A Iccmax=32A OCP=48A
 OVP=2V (during SS) OVP=VID+400mV
 UVP=VID-300mV
 Fsw=500Khz

330u*1PCS+22u*15PCS


Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date		2018/08/02	Deciphered Date	2018/08/02	PWR-VCCGFXCORE
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Y540		Rev	2.0
Custom	Date:	Friday, March 22, 2019	Sheet	71	of 77




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				

RT8816 PSI	UP1666 PSI	Phase Configuration
1.6V~5.5V	1.6~5.5V	2Phase CCM
1.08~1.35V	1~1.4V	2Phase DEM
0.7~0.98V	0.4V~0.8V	1Phase CCM
0~0.4V	0~0.2V	1Phase DEM




RT: Fsw=350kHz
Cp=50A


1.8V VIN change to 3.3V



$V_{out}=1.8V\pm3\%$
 $V_{set}=1.82V\pm2.9\%$
 $V_{ref}=0.6V \pm 1.5\%$
 $OCP=4A$
 $F_{sw}=1Mhz$



$V_{out}=1.0V\pm3\%$
 $V_{set}=1.01V\pm1.88\%$
 $V_{ref}=0.6V$
 $OCP=3.5A$
 $F_{sw}=1Mhz$




UPI---US5650
PR7605=487
PR7613=487
PR7610=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
PR7614=357ohm for Lower 70W 215 for 75W to 90W 165 for 100W to 110W
PR7603=324K
PR7602=75K
PR7609=75K
PC7604=1nF
PC7608=1nF

ON---NCP45491
PR7605=649
PR7613=649
PR7610=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
PR7614=475ohm for lower 70W 287 for 75W to 90W 221 for 100W to 110W
PR7603=243K
PR7602=75K
PR7609=75K
PC7604=1nF
PC7608=1nF

Vinafix.com

Vinafix.com

Vinafix.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/08/02	Deciphered Date	2018/08/02	Virtual symbol	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Date: Friday, March 22, 2019			Rev
C	Y540				2.0
				Sheet	77 of 77