

# LCFC Confidential

## FS441/FS540(NMC121) MB Schematics Document


WHL U42 with DDR4 + Nvidia N16V-GM

2018-01

REV:0.1

Vinafix.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	<b>Cover Page</b>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Custom	Document Number	<b>FS441/FS540</b>		Rev
Date: Friday, October 26, 2018					0.1
Sheet 1 of 61					



Voltage Rails ( O --> Means ON , X --> Means OFF )

Power Plane / State	V20B+	+3VALW +5VALW +3VALW_PCH +1.8VALW +1.05VALW	+1.2V +2.5V_DDR +VCCST	+5VS +3VS +VCCIO +VCCSTG +VCCSA +VCC_GT +CPU_CORE +0.6VS
S0	O	O	O	O
S3	O	O	O	X
S3 Battery only	O	O	O	X
S5 S4 AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn
	2 USB3.0 Conn
	3 NC
	4 NC
	5 NC
	6 NC
USB2.0	1 USB3.0 Conn
	2 NC
	3 USB3.0 Conn
	4 USB2.0 conn
	5 Card reader
	6 Touch Screen
	7 Camera
	8 NC
	9 NC
	10 Bluetooth
PCIE	5-8 X4 DGPU
	9 WLAN
	10 NC
	11 SATA HDD
	12 NC
	13-16 X4 PCIE/SATA SSD

BOM Structure	BTO Item
@	Un-stuff
14@	For 14" part
15@	For 15" part
YOGA@	For YOGA530 part
530@	For 530S part
CD@	For C coast down
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC un-stuff part
EMC_PX@	For EMC PX part
EMC_PXNS@	For EMC PX nu-stuff part
ME@	For ME part
OPT@	For NV GPU part
OPTN16@	For NV N16S-GTR GPU part
OPTN17@	For NV N17S-G1 GPU part
TS@	For touch screen part
TP@	For Touch Pad Part
UMA@	For UMA part

SMBUS Control Table




	SOURCE	BATT	Charger	DGPU	IT8586E	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN WiMAX
EC_SMB_CK1	IT8586E	V	V	X	V	X	X	X	X	X	X
EC_SMB_DA1	+3VL_EC				+3VL_EC						
EC_SMB_CK2	IT8586E	X	X	V	V	X	V	X	X	V	X
EC_SMB_DA2	+3VS			+3VG_AON	+3VS		+3VALW_PCH				
EC_SMB_CK3	IT8586E	X	X	X	V	X	X	V	X	X	X
EC_SMB_DA3	+3VL_EC				+3VL_EC						
PCH_SMB_CLK	PCH	X	X	X	X	X	V	X	V	X	V
PCH_SMB_DATA	+3VALW_PCH						+3VALW_PCH		+3VS		+3VS

EC SMBus1 address      EC SMBus2 address      EC SMBus3 address      PCH SM Bus address


Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	need to update	Thermal Sensor(NCT7718W)	1001_100xb	PMIC	need to update	DDR4 SODIMM	need to update
Charger	0001 0010 b	PCH	need to update	Wlan	Reserved		
		DGPU	need to update				

Security Classification	LC Future Center Secret Data		Title	Notes List	
Issued Date	2015/08/20	Deciphered Date			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			Size	Document Number	Rev
			Custom	FS441/FS540	0.1
Date:			Friday, October 28, 2016	Sheet	3 of 61






2 of 30  
WHISKEYLAKE-U, BGA1528




SMVREF  
WIDTH: 20MIL  
SPACING: 20MIL

Vinafix.com



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (DDR4)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>FS441/FS540</b>	Rev 0.1
Date:	Friday, October 28, 2015	Sheet	5	of 61		




3 of 20  
WHISKEYLAKE-U, BGA1528




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (DDR4)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document	Number	Rev		0.1
Custom	FS441/FS540		Date: Friday, October 26, 2018   Sheet 6 of 61		




**TLS Confidentiality (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = Disable Intel ME Crypto Transport Layer Security(TLS) cipher suite (no confidentiality). (Default)  
 1 = Enable Intel ME Crypto Transport Layer Security(TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.  
 Notes:  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.








**eSPI or LPC (Rising edge of RSMRST#)**  
 This signal has a weak internal pull-down.  
 0 = LPC is selected for EC. (Default)  
 1 = eSPI is selected for EC.  
 Notes:  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. This signal is in the primary well.



**Intel DCI-OOB (Rising edge of RSMRST#)**  
 This signal has an internal pull-down.  
 0 = Disable Intel DCI-OOB (Default)  
 1 = Enable Intel DCI-OOB  
 Notes:  
 1. The internal pull-down is disabled after RSMRST# de-asserts.  
 2. When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.  
 This signal is in the primary well.




**SPI0\_MOSI: Reserved (Rising edge of RSMRST#)**  
**SPI0\_IO3: Reserved (Rising edge of RSMRST#)**  
**External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.**






20 PCIE\_CRX\_GTX\_N5\_8]   
 20 PCIE\_CRX\_GTX\_P5\_8]   
 20 PCIE\_CTX\_C\_GRX\_N5\_8]   
 20 PCIE\_CTX\_C\_GRX\_P5\_8] 









2016/05/03: Implement as Power Button function for Windows RedStone support








- **CFG[0]:** Stall reset sequence after PCU PLL lock until de-asserted:
  - 1 = (Default) Normal Operation; No stall.
  - 0 = Stall.
- **CFG[1]:** Reserved configuration lane.
  - 1 = Normal operation
  - 0 = Lane numbers reversed.
- **CFG[3]:** Reserved configuration lane.
- **CFG[4]:** eDP enable:
  - 1 = Disabled.
  - 0 = Enabled.
- **CFG[6:5]:** PCI Express\* Bifurcation
  - 00 = 1 x8, 2 x4 PCI Express\*
  - 01 = reserved
  - 10 = 2 x8 PCI Express\*
  - 11 = 1 x16 PCI Express\*
- **CFG[7]:** PEG Training:
  - 1 = (default) PEG Train immediately following RESET# de-assertion.
  - 0 = PEG Wait for BIOS for training.
- **CFG[19:8]:** Reserved configuration lanes.

3.0V Select (Input pin must always be driven to a valid logic level)  
 External pull-up or pull-down is required  
 0 = 3.3V supply is 3.3V +/- 5%  
 1 = 3.3V supply is 3.0V +/- 5%  
 Note: This strap should only be used for specific targeted IS battery systems



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	MCP (SYSTEM PWR MANA [REDACTED])	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom	Document Number	FS441/FS540		Rev	0.1
Date:	Friday, October 26, 2018	Sheet	11	of 61	



Vinafix.com





UC1S

BT35	VSS_145	VSS_217	BY25
D6	VSS_146	VSS_218	AU32
AL32	VSS_147	VSS_219	BY28
BT36	VSS_148	VSS_220	BY28
D8	VSS_149	VSS_221	AV25
AL7	VSS_150	VSS_222	BY33
D9	VSS_151	VSS_223	J24
AM10	VSS_152	VSS_224	AV28
BU11	VSS_153	VSS_225	BY35
E23	VSS_154	VSS_226	BY36
AM26	VSS_155	VSS_227	J33
E27	VSS_156	VSS_228	AV36
AM33	VSS_157	VSS_229	J36
BU23	VSS_158	VSS_230	AV33
E29	VSS_159	VSS_231	J6
AM35	VSS_160	VSS_232	AV36
BU24	VSS_161	VSS_233	C1
E31	VSS_162	VSS_234	K21
BU26	VSS_163	VSS_235	AV4
E33	VSS_164	VSS_236	C21
AN25	VSS_165	VSS_237	K22
BU7	VSS_166	VSS_238	AV6
E9	VSS_167	VSS_239	C25
AN26	VSS_168	VSS_240	K24
BU11	VSS_169	VSS_241	AV8
F12	VSS_170	VSS_242	C29
AN29	VSS_171	VSS_243	K25
F15	VSS_172	VSS_244	AW28
AN30	VSS_173	VSS_245	C33
F18	VSS_174	VSS_246	K27
AN31	VSS_175	VSS_247	R31
BU3	VSS_176	VSS_248	C4
F2	VSS_177	VSS_249	K28
AN7	VSS_178	VSS_250	AW3
BU31	VSS_179	VSS_251	CP12
F21	VSS_180	VSS_252	O9
AN8	VSS_181	VSS_253	K29
BU33	VSS_182	VSS_254	AW30
F24	VSS_183	VSS_255	CA11
BU4	VSS_184	VSS_256	K3
F3	VSS_185	VSS_257	AW31
AP3	VSS_186	VSS_258	CA15
BU11	VSS_187	VSS_259	K30
F4	VSS_188	VSS_260	AY33
AP33	VSS_189	VSS_261	CA22
BU15	VSS_190	VSS_262	K31
G21	VSS_191	VSS_263	AY35
AP36	VSS_192	VSS_264	K32
G27	VSS_193	VSS_265	B12
AP4	VSS_194	VSS_266	K4
G33	VSS_195	VSS_267	B15
AR28	VSS_196	VSS_268	CA25
G35	VSS_197	VSS_269	K9
G36	VSS_198	VSS_270	CE36
AT33	VSS_199	VSS_271	CB11
BU24	VSS_200	VSS_272	L27
G9	VSS_201	VSS_273	B21
AT35	VSS_202	VSS_274	L33
H21	VSS_203	VSS_275	B23
AT36	VSS_204	VSS_276	L36
BU7	VSS_205	VSS_277	B25
H27	VSS_206	VSS_278	CB18
AT4	VSS_207	VSS_279	L38
BU11	VSS_208	VSS_280	B27
BU15	VSS_209	VSS_281	L6
H9	VSS_210	VSS_282	B29
AU28	VSS_211	VSS_283	CB2
BU22	VSS_212	VSS_284	N25
H12	VSS_213	VSS_285	L6
AU29	VSS_214	VSS_286	CB20
J15	VSS_215	VSS_287	N27
	VSS_216	VSS_288	CB25
	VSS_217	VSS_289	

19 of 20  
WHISKEYLAKE-U\_BGA1528

UC1T

N6	VSS_290	VSS_362	CF23
BE37	VSS_291	VSS_363	V4
F18	VSS_292	VSS_364	BF30
F10	VSS_293	VSS_365	CF28
B5	VSS_294	VSS_366	W10
CB33	VSS_295	VSS_367	BE31
P3	VSS_296	VSS_368	CF3
B7	VSS_297	VSS_369	W27
CB4	VSS_298	VSS_370	CF4
CB4	VSS_299	VSS_371	BF3
AV3	VSS_300	VSS_372	CG3
CB7	VSS_301	VSS_373	CG33
B9	VSS_302	VSS_374	W7
BA10	VSS_303	VSS_375	BF33
CO11	VSS_304	VSS_376	CG7
AV33	VSS_305	VSS_377	BF36
F4	VSS_306	VSS_378	Y26
BA28	VSS_307	VSS_379	BF4
P7	VSS_308	VSS_380	CR31
BA3	VSS_309	VSS_381	Y27
CO20	VSS_310	VSS_382	Y30
R27	VSS_311	VSS_383	BG28
AV4	VSS_312	VSS_384	Y36
BB3	VSS_313	VSS_385	Y33
CO25	VSS_314	VSS_386	Y7
R28	VSS_315	VSS_387	Y5
BB33	VSS_316	VSS_388	BH28
K24	VSS_317	VSS_389	Y19
CB28	VSS_318	VSS_390	Y17
K29	VSS_319	VSS_391	BH29
BB36	VSS_320	VSS_392	CJ23
CO31	VSS_321	VSS_393	BH32
R30	VSS_322	VSS_394	CJ28
BB4	VSS_323	VSS_395	BH33
CO7	VSS_324	VSS_396	CJ33
AW29	VSS_325	VSS_397	BH35
BC25	VSS_326	VSS_398	CJ35
CD11	VSS_327	VSS_399	CJ36
K27	VSS_328	VSS_400	CP19
AW3	VSS_329	VSS_401	CP16
CP12	VSS_330	VSS_402	CP17
O9	VSS_331	VSS_403	CP18
T30	VSS_332	VSS_404	CP13
BC29	VSS_333	VSS_405	CP14
CD14	VSS_334	VSS_406	CP15
CA22	VSS_335	VSS_407	CP16
K31	VSS_336	VSS_408	CP17
BC8	VSS_337	VSS_409	CP18
CE33	VSS_338	VSS_410	CP19
L26	VSS_339	VSS_411	CP20
BD28	VSS_340	VSS_412	CP21
CE35	VSS_341	VSS_413	CP22
UT	VSS_342	VSS_414	CP23
BD33	VSS_343	VSS_415	CP24
CE36	VSS_344	VSS_416	CP25
B18	VSS_345	VSS_417	CP26
CB11	VSS_346	VSS_418	CP27
L27	VSS_347	VSS_419	CP28
BD36	VSS_348	VSS_420	CP29
CF11	VSS_349	VSS_421	CP30
V3	VSS_350	VSS_422	CP31
BE10	VSS_351	VSS_423	CP32
CF14	VSS_352	VSS_424	CP33
L38	VSS_353	VSS_425	CP34
V30	VSS_354	VSS_426	CP35
BE28	VSS_355	VSS_427	CP36
CF19	VSS_356	VSS_428	CP37
V33	VSS_357	VSS_429	CP38
BE29	VSS_358	VSS_430	CP39
CF2	VSS_359	VSS_431	CP40
L36	VSS_360	VSS_432	CP41
BE3	VSS_361	VSS_433	CP42

19 of 20  
WHISKEYLAKE-U\_BGA1528

UC1R

CR34	VSS_1	VSS_73	BL7
BT5	VSS_2	VSS_74	AE25
BY5	VSS_3	VSS_75	BM33
CP35	VSS_4	VSS_76	CM5
CM37	VSS_5	VSS_77	AE27
CK37	VSS_6	VSS_78	BM35
AW1	VSS_7	VSS_79	CM9
CM1	VSS_8	VSS_80	AE30
BU6	VSS_9	VSS_81	BM38
AV4	VSS_10	VSS_82	CM13
B34	VSS_11	VSS_83	AE7
E35	VSS_12	VSS_84	BM9
AW1	VSS_13	VSS_85	CM7
AE24	VSS_14	VSS_86	AF27
AE26	VSS_15	VSS_87	BN30
AF25	VSS_16	VSS_88	CM1
AG24	VSS_17	VSS_89	AF3
AG26	VSS_18	VSS_90	BN7
AH24	VSS_19	VSS_91	CM25
AH25	VSS_20	VSS_92	AF30
B2	VSS_21	VSS_93	CM29
B36	VSS_22	VSS_94	AF33
C36	VSS_23	VSS_95	BP15
C37	VSS_24	VSS_96	AF36
CM1	VSS_25	VSS_97	AF4
CM2	VSS_26	VSS_98	CM5
CM37	VSS_27	VSS_99	AF7
CP2	VSS_28	VSS_100	BP25
D1	VSS_29	VSS_101	CM9
A32	VSS_30	VSS_102	AG10
F33	VSS_31	VSS_103	BP3
A3	VSS_32	VSS_104	CP1
B17	VSS_33	VSS_105	BP2
CJ36	VSS_34	VSS_106	CP11
A36	VSS_35	VSS_107	AH27
BK10	VSS_36	VSS_108	BP33
C14	VSS_37	VSS_109	CP13
AB27	VSS_38	VSS_110	AH28
BK2	VSS_39	VSS_111	BP4
CK1	VSS_40	VSS_112	CP15
AB3	VSS_41	VSS_113	AH29
BK28	VSS_42	VSS_114	BP7
AB30	VSS_43	VSS_115	CP19
BK3	VSS_44	VSS_116	AH30
CK4	VSS_45	VSS_117	CP21
AB33	VSS_46	VSS_118	AH31
BK33	VSS_47	VSS_119	BP19
CK7	VSS_48	VSS_120	CP27
AB36	VSS_49	VSS_121	AH33
BK4	VSS_50	VSS_122	BP25
CL2	VSS_51	VSS_123	AH35
AB4	VSS_52	VSS_124	CP37
BK7	VSS_53	VSS_125	AJ25
CM13	VSS_54	VSS_126	BP15
AB7	VSS_55	VSS_127	AJ28
BL25	VSS_56	VSS_128	BT16
CM17	VSS_57	VSS_129	CP9
ACT10	VSS_58	VSS_130	CR2
BL28	VSS_59	VSS_131	AK3
CM21	VSS_60	VSS_132	AK3
AC27	VSS_61	VSS_133	CR36
BL29	VSS_62	VSS_134	AK33
CM25	VSS_63	VSS_135	D21
AC30	VSS_64	VSS_136	AK36
BL30	VSS_65	VSS_137	BT25
CM29	VSS_66	VSS_138	D25
BL31	VSS_67	VSS_139	AK4
CM31	VSS_68	VSS_140	BT28
AD33	VSS_69	VSS_141	AL28
CM33	VSS_70	VSS_142	BT33
AD35	VSS_71	VSS_143	D5
AD35	VSS_72	VSS_144	AL29

17 of 20  
WHISKEYLAKE-U\_BGA1528

Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document	Number	Rev
Custom		FS441/FS540	0.1
Date:	Friday, October 26, 2018 15 of 61		







## N16x GPIO




GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU Core VDD PWM control signal
GPIO1	OUT	N/A	FB Enable for GC6 2.0
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing--3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT		FBVREF_ALTV for GDDR5
GPIO11	OUT	-	
GPIO12	IN	-	AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

## Performance Mode P0 TDP and EDP-Continuous current (GDDR5)

Products	GPU		Mem	Min Core Ck		NVVDD		FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		(1.05V) (6)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	
N16S-GMR	16	1.6	849	TBD	19	TBD	2	TBD	4.2	TBD	800	TBD	60	TBD	
N16S-GTR	18	1.7	967		26.5		2		4.2		800		60		

## N16x Multi-level Straps

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_S1	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_S0	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS				
STRAP2	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP3	+3VGS				
STRAP4	+3VGS				



**PEX\_DVDD/Q Decoupling**

MLCC	N16	N17	location
1.0uF	1	1	
4.7uF	0	1	Under
4.7uF	1	2	Near
10uF	0	2	Midway
22uF	0	1	

**PEX\_HVDD/Q Decoupling**




MLCC	N16	N17	location
1.0uF	1	4	Under
4.7uF	1	2	Near
10uF	1	2	Midway
22uF	1	1	

**PEX\_PLL\_HVDD/Q Decoupling**

MLCC	N16	N17	location
0.1uF	1	1	Near



Vinafix.com







trace width: 16mils  
differential voltage sensing.  
differential signal routing.


NVDD/Q Decoupling			
MLCC	N16	N17	location
4.7uF	10	12	Under
1.0uF	4	5	
47uF	1	0	
10uF	0	11	Near
22uF	1	4	
4.7uF	5	4	
330uF	1	2	



FBVDD/Q Decoupling			
MLCC	N16	N17	location
0.1uF	2	0	Under
1.0uF	2	8	
4.7uF	2	0	
10uF	0	2	Near
10uF	1	1	
22uF	1	3	



Parameter	Value
CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	40.2Ohm
FB_CAL_xTERM_GND	60.4Ohm




### N16 3V3\_MAIN(N17 VDD\_18) Decoupling

MLCC	N16	N17	location
0.1uF	2	2	Under
1.0uF	1	1	Near
4.7uF	1	1	



### N16 3V3\_AON(N17 1V8\_AON) Decoupling


MLCC	N16	N17	location
0.1uF	1	2	Under
1.0uF	1	1	Near
4.7uF	1	1	

### PXE\_VDD & 1V8\_AON



### +1.8VGS\_AON TO +1.8VGS






Vinaf

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	<b>GPU_GND</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				FS441/FS540	Rev
				Date:	Friday, October 28, 2016
				Sheet	24 of 61

**PEX\_PLLVDD/Q Decoupling**

MLCC	N16	N17	location
1.0uF	1	NA	Under
1uF	1	NA	Near
4.7uF	1	NA	




**PEX\_SVDD/Q Decoupling**

MLCC	N16	N17	location
4.7uF	2	NA	Near


**XS\_PLLVDD/Q Decoupling**

MLCC	N16	N17	location
0.1uF	1	1	Under
22uF	1	0	Near












**SP\_PLLVDD & VID\_PLLVDD/Q Decoupling**

MLCC	N16	N17	location
0.1uF	2	2	Under
10uF	1	0	Near
47uF	1	0	



**GPCPLL\_AVDD/Q Decoupling**







MLCC	N16	N17	location
0.1uF	NA	1	Under
4.7uF	NA	1	Near
22uF	NA	1	









# Lower 32 bits


## MF=0 No Mirror




upper 32 bits

MF=0 No Mirror






GPU	FB Memory (GDDR5)	RAMCFG[4:0]	STRAP2	STRAP1	STRAP0	
8Gb	Samsung 8Gb	K4G80325FB-HC28	0(0x0000)	L	L	L
	Micron 8Gb	MT51J256M32HF-70:A	1(0x0001)	L	L	H
	Hynix 8Gb	H5GC8H24MJR-R0C	2(0x0010)	L	H	L



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

- 1: SMB\_ALT\_ADDR ENABLE
- 0: SMB\_ALT\_ADDR DISABLE
- 1: DEVID\_SEL REBRAND
- 0: DEVID\_SEL ORIGINAL
- 1: PCIE\_CFG LOW POWER
- 0: PCIE\_CFG HIGH POWER
- 1: VGA\_DEVICE ENABLE
- 0: VGA\_DEVICE DISABLE

Vinafix.com



	ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
N17S-G1	H	H	M	0000
N16S-GTR				




1:ENABLE 0:DISABLE  
SOR0/1/2/3 DISABLE

DEVID_SEL	
0	(Default)
1	

PCIE_CFG	
0	(Default)
1	

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)



20Pin CONN

5

4

3

2

1

D

D

C

C

B

B

A

A

Vinafix.com

Title		
<Title>		
Size	Document Number	Rev
A	FS441/FS540	0.1
Date:	Friday, October 26, 2018	Sheet 31 of 61
	2	1


5

4

3

2

1




TABLE



Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ2.0 FW 7.61	ST Micro ST33HTPH2E32AHB4	Nuvoton NPCT750LABYX	NATIONZ Z32H330TC
1	VDD	NC/VDD	NC	VSB	VDD
2	GND	GND	GND	NC	GND
3	GPIO	NC	NC	NC	NC
4	GPIO	NC	NC	PP/GPIO6	NC
5	NC	NC	NC	NC	NC
6	VNC/GPIO	GPIO	GPIO	GPIO3	NC
7	GPIO/VDD	PP	PP	NC	PP
8	VDD	VDD	NC	VHIO	VDD
9	GND	GND	NC	NC	GND
10	VNC	NC	NC	NC	NC
11	NC	NC	NC	NC	NC
12	NC	NC	NC	NC	NC
13	VNC/GPIO	NC	NC	GPIO4	NC
14	VDD	NC/VDD	NC	NC	VDD
15	NC	NC	NC	NC	NC
16	GND	NC/GND	NC	GND	GND
17	SPI_RST#	RST#	SPI_RST#	PLTRST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK	SPI_CLK
20	SPI_CS#	CS#	SPI_CS#	SCS#/GPIO5	SPI_CS#
21	MOSI	MOSI	MOSI	MOSI/GPIO7	MOSI
22	VDD	VDD	VPS	VHIO	VDD
23	GND	GND	NC	GND	GND
24	MISO	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC	NC
26	NC	NC	NC	NC	NC
27	NC	NC	NC	NC	NC
28	NC	NC	NC	NC	NC
29	VNC/GPIO	NC	NC	SDA/GPIO0	NC
30	VNC/GPIO	NC	NC	SCL/GPIO1	NC
31	VNC	NC	NC	NC	NC
32	GND	GND	NC	NC	GND

Security Classification	LC Future Center Secret Data		Title	TPM
Issued Date	2012/07/01	Deciphered Date	2014/07/01	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Size	Document Number			Rev
C	FS441/FS540			0.1
Date:	Friday, October 28, 2011			Sheet 32 of 61












Need to change about 4700hm 5%-575412 Pagell1 Rev0.8






F1 use 1.1A



AZ1045-04F\_DFNZ510P10E-10-9 EMC\_NS@



For EMC




change symbol to SP011703273 by amy 0622

1.1.8VGS\_PWR\_EN\_R pull high RV18----P26  
 2.ON/OFFBTN# add diode D25-----P36  
 3.del

Vinafix.com


Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Blank		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	Rev
				B	FS441/FS540	0.1
				Date:	Friday, October 26, 2018	Sheet 35 of 61

ON/OFF switch





Vinafix.com

LID switch



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size Document Number Custom <b>FS441/FS540</b>
Date:	Friday, October 28, 2018	Sheet	36 of 61	Rev 0.1










For EMC

Vinafix.com


Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/09/20	Deciphered Date	2016/08/20	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size   Document Number <b>FS441/FS540</b>
Date: Friday, October 28, 2015				R1V 0.1 Sheet 38 of 61

# SMSC thermal sensor placed near DIMM



REMOTE+/-\_R, REMOTE1+/-, REMOTE2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"



## HW thermal sensor




over temperature threshold:  
RSET=3\*RTMH  
92+/-30C  
Hysteresis temperature threshold.  
RHYST=(RSET\*RTML)/(3\*RTML-RSET)  
56+/-30C




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/08/16	Deciphered Date	2017/08/15	Thermal sensor/FAN Conn	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				FS441/FS540	
				Date:	Friday, October 26, 2018
				Sheet	39 of 61







# RIGHT SIDE USB3.0 PORT x1





Low Active 2A



C4102 close to USB Conn



# For USB Debug Function




07/06 add USB debug function Amy

USBDEBDEBUG	Kernel debug
Set input	Set input
Set output Low	ENABLE

UART_P80_EN	POST 80
Set input	DISABLE
Set output Low	ENABLE

OE#	S	FUNCTION
H	X	DISABLE
L	L	D1(+/-) to ID1(+/-)
L	H	D1(+/-) to 2D1(+/-)




Vinafix.com





Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Blank
Sheet	Document Number	Rev	
	FS441/FS540	01	
Date:	Friday, October 26, 2019	Sheet	42 of 61



### Right SIDE USB3.0 PORT




Low Active 2A





C4304 close to USB Conn

04/02 add USB debug function bron




Change Symbol to SP011703284 amy 0614



### USB2.0 PORT x1



Low Active 2A



change symbol to SP011807041 amy 0710





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/09/20	Deciphered Date	2016/08/20	<b>USB3 Port_Right &amp; USB2.0</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				R441/R5540	
				Rev	0.1
				Date:	Friday, October 28, 2015
				Sheet	43 of 61




### K/B Connector



K500\_7) K500\_7) 44  
 K500\_17) K500\_17) 44



Change Symbol to IP91197040 any 0709  
 H9H8\_FCBAR321-3160-1H  
 ME8




### TP/B Connector





Change Symbol to IP91010800 Source 1029  
 H9H8\_FCSAF001-2001H  
 ME8

Vinafix.com




LED	State	LED Behavior
Power Button	System on	WLite_00(battery214-100V)
	Standby	WLite_00(battery214-100V)
	LID closed	WLite_00(battery214-100V)
Charging	System off	off
	Battery only	off
Charging	Battery only	WLite_00(battery11-10V)
	Charging	WLite_00(battery11-10V)


PWR\_LED Change to M/B (310~320) 08/17



Vinafix.com




Reserve for VCCSGT discharge



### 12.1.4 VccSTG Rail Discharge Requirements


As long as VccST and VccSTG are power gated separately, the following requirements are critical to prevent system failure on Whiskey Lake:




1. VccSTG should have a discharge circuit, either integrated into its load switch or externally on the motherboard. The recommended nominal  $R_{discharge} \leq 300\Omega$  to GND. The discharge circuit should be activated when the VccSTG load switch is disabled.
2. If VccST/VccPLL has a discharge circuit, either integrated into its load switch or externally on the motherboard, then VccSTG nominal  $R_{discharge} \leq VccST/VccPLL R_{discharge}$ .
3. The total capacitance on VccSTG  $\leq$  total capacitance on VccST/VccPLL.



08/29: Need double check enable signal and the resistance

Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/08/20	Deciphered Date	2016/08/20
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			
Size	Document	Number	Rev
Custom	FS441/FS540		0.1
Date:	Friday, October 26, 2018	Sheet	46 of 61







Vinafix.com

Hole



PCB Fedical Mark PAD




MD Shielding




SODIMM Shielding




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Hole		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				B	FS441/FS540	0.1
				Date:	Friday, October 26, 2018	Sheet 49 of 61






change symbol to DC021508142 by amy 0704



RTC\_VCC 20MIL  
+3VL 20MIL  
VCCRTC 20MIL

Vinafix.com


Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/07/10	Deciphered Date	2018/07/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			<b>PWR-DCIN / RTC charger</b> 
Size	Document Number	Rev	
Custom	<b>140S-WHL</b>	0.3	
Date:	Friday, October 26, 2018	Sheet	51 of 61



2S1P polymer battery  
voltage level: +5.5V ~  
8.8 V

Vinafix.com


Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/07/10	Deciphered Date	2018/07/10
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			
Size	Document Number	Rev	
Custom	<b>140S-WHL</b>	0.3	
Date:	Friday, October 26, 2018	Sheet	52 of 61



ACDECT setting 17.2V  
 Charge current limit HW=7A  
 DC discharge limit =26A  
 Discharge current limit HW=9A during Turbo boost








$V_{out} = 1.35V \pm 5\%$   
 $V_{set} = 1.36V \pm 2\%$   
 $OCP > 12A$   
 $V_{ref} = 0.6V$   
 $OVP = (1.25 - 1.35) * V_{ref}$   
 $UVP = (0.7 - 0.8) * V_{ref}$   
 $F_{sw} = 700KHz$   
 $LSW1 \quad RDS = 36-50m\Omega, I_o = 0.5A$   
 $LSW2 \quad RDS = 18-25m\Omega, I_o = 1A$   
 $LSW3 \quad RDS = 5-7m\Omega, I_o = 3.5A$

Vinafix.com

Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/07/10	Deciphered Date	2018/07/10
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			PWR-VGA-PMIC Rev 0.3
Size	Document Number	Date	
	140S-WHL	Friday, October 26, 2018	
		Sheet	66 of 61

PWM-VID	Specification	
	N17 Config	N16 Config
Vmin (V)	0.3	0.6
Vmax (V)	1.3	1.2
Vboot (V)	0.8	0.9
Vstep (mV)	6.25	6.25
N(level)	160	96
Fpwm (KHz)	675	1.125
Tdmin (nS)	9.26	9.26
T (uS)	<100	<100

RT8816 PSI	UP1666 PSI	Phase Configuration
1.6V-5.5V	1.6-5.5V	2Phase CCM
1.08-1.35V	1-1.4V	2Phase DEM
0.7-0.88V	0.4V-0.8V	1Phase CCM
0-0.4V	0-0.2V	1Phase DEM



PR820, PR819, PC849 set TON for RT8816  
 PR833, PR834 set FS/OC for UP1666  
 PR833=82.5, PR834=100k, OCP=85A change by 0705-sky  
 PR832, PC834, PR836 set COMP for UP1666


Vboot=0.8V  
 Ripple=±20mV  
 TDC=28.5A Iccmax=55A OCP>75A  
 TDC=30A Iccmax=60.1A OCP>80A  
 Vref=2V  
 FUVF: Vfb=0.2V  
 SUIP: Vcomp=3V  
 OVP: Vfb=2V  
 Fsw=320KHz

UPI\_OPT@ : for UP1666  
 RT\_OPT@ : for RT8816A


PR816, PR812, PR815, PR813, PR818, PC826 BOM structure control for N16 or N17

Component	Value	N17	N16
R1 (KΩ)	PR816	6.19	20
R2 (KΩ)	PR812	20.5	20
R3 (KΩ)	PR815	4.32	2
R4 (KΩ)	PR813	16.5	18
R5 (KΩ)	PR818	0.309	0
C (nF)	PC826	4.7	2.7







Vboot=0V Loadline=3.1mΩ  
 Ripple=+30mV/-10mV(0A-0.5A)  
 Ripple=± 10mV(0.5A-TDC)  
 Ripple=± 15mV(TDC-Iccmax)  
 TDC=18A Iccmax=31A OCP=37A  
 OVP=VID+370mV-VID+430mV  
 Max Overshoot:70mv/10us  
 UVP=VID-370mV-VID-225mV  
 Fsw=550Khz



U22 :21A  
 U42: 48A  
 Vboot=0V Loadline=1.8mΩ  
 Ripple=+30mV/-10mV(0A-0.5A)  
 Ripple=± 10mV(0.5A-TDC)  
 Ripple=± 15mV(TDC-Iccmax)  
 TDC=21A/48A Iccmax=32A/70A  
 OCP=37A / 74A  
 Max Overshoot:70mv/10us  
 OVP=VID+370mV-VID+430mV  
 UVP=VID-370mV-VID-225mV  
 Fsw=550Khz






ME require, so PC5500/PC5501 reverse  
 for EE noise debug-sky 0814



Vboot=0V Loadline=10.3Ω  
 Ripple=+30mV/-10mV(0A-0.5A)  
 Ripple=± 10mV(0.5A-TDC)  
 Ripple=± 15mV(TDC-Iccmax)  
 TDC=4A Iccmax=4.5A OCP=7A  
 Max Overshoot:70mv/10us  
 OVP=VID+370mV-VID+430mV  
 UVP=VID-370mV-VID-225mV  
 Fsw=550Khz





Component	Value	N17	N16S-GTR
R1 (K $\Omega$ )	PR816	6.19	20
R2 (K $\Omega$ )	PR812	20.5	20
R3 (K $\Omega$ )	PR815	4.32	2
R4 (K $\Omega$ )	PR813	16.5	18
R5 (K $\Omega$ )	PR818	0.309	0
C (nF)	PC826	4.7	2.7