

LCFC Confidential


AILZA/B/C (ZX10)


MB MA181 Schematics

**Intel Haswell Processor with DDRIIIL + Lynx Point HM86
nVIDIA N14P-GV2**

2012-12-27

REV:1.1

Security Classification	LC Future Center Secret Data			Title	Cover Page		
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	401025	1.1	
				Date:	Friday, July 12, 2013	Sheet	1 of 61



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	401025
				Date:	Friday, July 12, 2013
				Sheet	2 of 61
				Rev	1.1

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3V_PCH	+1.35V	+5VS +3VS +1.5VS +1.05VS +0.675VS +CPU_CORE +VGA_CORE +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	X	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VAL#	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 3.0	Port	3 External USB Port
EHCI1	XHCI 1	0	Camera
		1	USB Port (Left Side)
		2	USB Port (Left Side)
		3	
		4	Cardreader
		5	USB Port (Right Side)
		6	
EHCI2	2	7	
		8	TOUCH PANEL
		9	
		10	Mini Card(WLAN)
		11	
		12	
		13	

BOM Structure Table

BOM Structure	BTO Item
AOAC@	AOAC support part
OPT@	External GPU SKU ID part
UMA@	UMA SKU ID part
14@	For 2410 part
15@	For 2510 part
8106@	8106E LAN part
8111G@	8111G LAN Part
8111GS@	8111GS LAN Part
N14PGV2@	N14F GV2 stuff
GIGA@	GIGA LAN Part
Gastube@	Gastube Part
NOTS@	No Touch screen part
GC6@	GPU GC6 function part
TSE@	Touch screen part
@	Not stuff
ME@	Connector
XDP@	XDP part
37@	37W CPU part
47@	47W CPU part
H2@	Hynix 2Gb Vram part
M2@	Micron 2Gb Vram part
M4@	Micron 4Gb Vram part
S2@	Samsung 2Gb Vram part
S4@	Samsung 4Gb Vram part
M1GB@	Micron 1GB Vram BOM
M2GB@	Micron 2GB Vram BOM
S1GB@	samsung 1GB Vram BOM
S2GB@	samsung 2GB Vram BOM
H1GB@	hynix 1GB Vram BOM

SMBUS Control Table

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WIMAX	Thermal Sensor	PCH	TP Module	Charger	XDP
EC_SMB_CK1	IT8586E										
EC_SMB_DA1	+3VALW	X	V	V	X	X	X	X	X	V	X
EC_SMB_CK2	IT8586E										
EC_SMB_DA2	+3VS	V	X	V	X	X	V	V	X	X	X
PCH_SMBCLK	PCH										
PCH_SMBDATA	+3V_PCH	X	X	X	V	V	X	V	V	X	V
					+3VS	+3VS	+3V_PCH	+3VS	+3VS		+3VS

PCIe PORT LIST

Port	Device
1	
2	
3	
4	LAN
5	WLAN
6	
7	
8	

	Fixed Signals				Muxed Signals				Fixed Signals				Muxed Signals				Fixed Signals			
	USB3 1	USB3 2	NA	NA	PCIE 1 (00)	PCIE 2 (00)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 6Gb/s 4 (1b)	SATA 6Gb/s 5 (1b)	SATA 3Gb/s 0	NA	SATA 3Gb/s 2	NA		
HM86																				
					USB3 3 (01)	USB3 4 (01)							PCIE 1 (0b)	PCIE 2 (0b)						
HM87 QM87	USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 6Gb/s 4	SATA 6Gb/s 5	SATA 3Gb/s 0	SATA 3Gb/s 1	SATA 3Gb/s 2	SATA 3Gb/s 3		

Soft Strap: (USB3P4_PCIEP2_MODE)
 00: PCIe Lane 2 is statically assigned to PCIe Express (or GbE)
 01: PCIe Lane 2 is statically assigned to USB3 Port 4

Soft Strap: (USB3P3_PCIEP1_MODE)
 00: PCIe Lane 1 is statically assigned to PCIe Express (or GbE)
 01: PCIe Lane 1 is statically assigned to USB3 Port 3

Config	GPIO16,49
SATA4,SATA5	11
PCIE1,PCIE2	00

EC SM Bus1 address

EC SM Bus2 address


PCH SM Bus address

Device	Address	Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor EMC1403-2	1001_101xb	DDR DIMMA	0xA0
Charger	0001 0010 b	VGA	0x9E	DDR DIMMB	0xA2
		PCH	0x96	Wlan	Rsvd
				TP	0x2C for Synopsics 0x15 for ELAN vendor


Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Notes List
Size	Document Number	Rev	
	401025	1.1	
Date:	Friday, July 12, 2013	Sheet	3 of 61

VGA and GDDR3 Voltage Rails (N14P GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	IN	-	FB Clamp monitor
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5		N/A	
GPIO6	OUT	-	Active low FB Clamp toggle request
GPIO7	OUT	N/A	
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16	OUT	N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	



1. all power rail ramp up time should be larger than 40us



1. all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

Performance Mode P0 TDP at Tj = 102 C* (DDR3)

Products	GPU (4)	Mem (1.5)	NVCLK /MCLK	NVVDD			FBVDD (1.5V)		FBVDDQ (GPU+Mem) (1.5V)		PCI Express (1.05V) (6)		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3V)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N14P 64bit 1GB/2GB DDR3	25W	TBD	1000MHz	TBD	32	TBD	1.7	2.55	TBD	TBD	1.98	2.1	TBD	TBD	TBD	TBD	TBD	TBD


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

GPU	Device ID	SMB_ALT_ADDR (ROM_SO Bit 1)	setting	I2C slave address ID
N14P-GV2	0x1292		0	0x9E (Default)
			1	0x9C

GPU	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P-GV2	TBD	PU 4.99K	PU 4.99K	PU 45.3K	PD 45.3K	PD 15K	PD 4.99K	PU 45.3K


GPU	N14P_GV2		
FB Memory (DDR3)		ROM_SI	
Samsung 1GHz	K4W2G1646E-BC1A	0x7	
	128M x 16	PD 45.3K	
Micron 1GMHz	MT41J128M16JT-093G:K	0x5	
	128M x 16	PD 30.1K	
Hynix 1GMHz	H5TC2G63PFR-11C	0x4	
	128M x 16	PD 24.9K	
Samsung 900MHz	K4W4G1646B-HC11	0x3	
	256M x 16	PD 20K	
Micron 900MHz	MT41K256M16HA-107G:E	0x1	
	256M x 16	PD 10K	

Security Classification	LC Future Center Secret Data		Title	VGA Notes List
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev 1.1
Size	Document Number	Date	Friday, July 12, 2013	Sheet 4 of 61
	401025			



CAD Note:
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	* 1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed






1 OF 9
FOX_P294726-3641-41H_HASWELL
ME@

Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/14	Deciphered Date 2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		

Title	CPU (1/7) DMI, FDI, PEG
Document Number	401025
Date:	Friday, July 12, 2013
Sheet	5 of 61







Rev 1.1




Security Classification				LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	CPU (3/7) DDRIII			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size	Custom	Document Number	401025		Rev	1.1	
Date:	Friday, July 12, 2013	Sheet	7	of	61		

HDMI D2
HDMI D1
HDMI D0
HDMI CLK

35 HDMI_TX2-
35 HDMI_TX2+
35 HDMI_TX1-
35 HDMI_TX1+
35 HDMI_TX0-
35 HDMI_TX0+
35 HDMI_CLK-
35 HDMI_CLK+




CFG STRAPS for CPU



PEG Static Lane Reversal - CFG2 is for the 16x

CFG2



- * 1: (Default) Normal Operation; Lane # definition matches socket pin map definition
- 0: Lane Reversed



Display Port Presence Strap

CFG4


- 1 : Disabled; No Physical Display Port attached to Embedded Display Port
- * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps

CFG[6:5]

- 11: (Default) x16 - Device 1 functions 1 and 2 disabled
- * 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
- 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
- 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING

CFG7


- * 1: (Default) PEG Train immediately following xxRESET de assertion
- 0: PEG Wait for BIOS for training




Need confirm with Intel if this reserved circuit can be deleted.


PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)

CFG3





- 0 : ENABLED SET DFX_ENABLED BIT IN DEBUG INTERFACE MSR
- * 1 : DISABLED










+1.35V_CPU_VDDQ



Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Rev	
Custom	401025	1.1	
Date:	Friday, July 12, 2013	Sheet	10 of 61




DDR3 SO-DIMM B



Layout Note:
Place near DIMM


(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4



Layout Note:
Place near DIMM

Layout Note:
Place near DIMM


DDR_B_DM[0:7] connect to GND



Security Classification			
LC Future Center Secret Data			
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	
DDR3 SO-DIMM B	
Size	Document Number
Custom	401025
Date:	Friday, July 12, 2013
Sheet	12 of 61





Place JUMPER under RAM door


CMOS

Change RH9 to 0ohm jump




GPIO33 This signal has a weak internal pull-down. DMI TX Termination Strap (Rising edge of PWROK) This signal only takes effect if DMI is configured in DC-coupled mode.
 * 0 = DMI TX is terminated to VSS.
 * 1 = DMI TX is terminated to VCC2.

HDA_SDO This signal has a weak internal pull-down.
 * 0 = Enable security measures defined in the Flash Descriptor.
 * 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.



SPKR The signal has a weak internal pull-down.
 * H Enable (No Reboot, PCH will disable the TCO Timer system reboot feature, This function is useful when running ITP(XDP).)
 * L Disable (Default)




Boot BIOS Strap bit0 BBS0			
	Bit11	Bit10	Boot BIOS Destination
SATA1GP /GPIO19	0	1	Reserved
	1	0	Reserved
	1	1	* SPI (Default)
	0	0	LPC



Change RH40, RH41, RH42 to 0ohm jump




GPIO53 The signal has a weak internal pull-up.
 H DMI is in DC-coupling mode (desktop, mobile or server/workstation).
 L DMI is in AC-coupling mode (server/workstation only, not meant for desktop/mobile).






GPIO55 The signal has a weak internal pull-up.
 H Disable ' Top-Block Swap ' mode.
 L Enable ' Top-Block Swap ' mode.



Boot BIOS Strap

BBS_BIT1 (GPIO51)	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI




DDPB_CTRLDATA The signal has a weak internal pull-down.
 H Port B is detected.
 L Port B is not detected.







For Deep S3




Change RH62, RH193, RH70, RH71, RH73, RH75, RH76, RH60 to 0ohm jump




LYNX-POINT-DH82LPMS_BGA695



RH61 is 1% as check list request, CRB is 5%. follow CRB





PM_CLKRUN# RH65 1 2 8.2K 0.402 5%



SUSCLK#/GPIO62 - (Have weak internal pull-up) PLL On-Die Voltage Regulator Enable
* H Enable
L Disable






For Deep S3





Security Classification			
LC Future Center Secret Data			
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title	
PCH (3/9) DMI, FDI, PM	
Size	Document Number
Custom	401025
Date:	Friday, July 12, 2013
Sheet	15 of 61









Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Document Number Custom 401025
Date:	Friday, July 12, 2013	Sheet	16 of 61	Rev 1.1




Change RH107, RH108 to 0ohm jump







Change RH118 to 0ohm resistor from 0ohm jump




Security Classification	LC Future Center Secret Data		Title	PCH (5/9) LPC,SPI,SMBUS	
Issued Date	2012/12/14	Deciphered Date	2012/12/21		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					
Size	Document Number	Rev			
Customer	401025	1.1			
Date	Friday, July 12, 2013	Sheet	17	of	61






GPIO28 On-Die PLL Voltage Regulator
(Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable



PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable



GPIO37
H Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality)
L Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality)





GPIO36
DMI RX termination Strap (Rising edge of PWROK)
If DMI is operating in DC-coupled mode (e.g. Client applications), then DMI RX is terminated to VSS and the value of this strap is ignored by the PCH and does not take effect.




Config	GPIO16,49
SATA4,SATA5	11
PCIE1,PECI2	00

Fixed Signals		Muxed Signals		Fixed Signals		Muxed Signals		Fixed Signals									
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4	SATA 5	SATA 0	SATA 1	SATA 2	SATA 3
				(00)	(00)								(1b) (1b)				
				USB3 3	USB3 4								PCIE 1	PCIE 2			
				(01)	(01)								(0b) (0b)				








Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70	PCH_GPIO71
UMA 14"	0	0	0	0
UMA 15"	0	1	0	0
14" VRAM 900MHz	1	0	0	0
14" VRAM 1GHz	1	0	1	0
15" VRAM 900MHz	1	1	0	0
15" VRAM 1GHz	1	1	1	0
UMA 15" Touch	0	1	0	1
15" VRAM 900MHz Touch	1	1	0	1
15" VRAM 1GHz Touch	1	1	1	1




Security Classification	LC Future Center Secret Data		Title		
Issued Date	2012/12/14	Deciphered Date	2012/12/21		Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B Date: Friday, July 12, 2013	Rev 1.1 Sheet 20 of 61





Change RH180, RH181, RH187, RH189, RH190, RH185, RH186 to 0ohm jump




Change RH183, RH179 to 0ohm jump






Security Classification	LC Future Center Secret Data			
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				

Title	Document Number	Rev
PCH (9/9) VSS	401025	1.1
Date:	Friday, July 12, 2013	Sheet 22 of 61












Part 1 of 6


Signal	Pin	Component	Value
PCIE_CTX_C_GRX_P15	AG6	PEX_RX0	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX1	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX2	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX3	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX4	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX5	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX6	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX7	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX8	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX9	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX10	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX11	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX12	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX13	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX14	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX15	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX16	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX17	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX18	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX19	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX20	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX21	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX22	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX23	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX24	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX25	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX26	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX27	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX28	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX29	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX30	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX31	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX32	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX33	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX34	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX35	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX36	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX37	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX38	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX39	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX40	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX41	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX42	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX43	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX44	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX45	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX46	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX47	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX48	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX49	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX50	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX51	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX52	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX53	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX54	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX55	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX56	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX57	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX58	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX59	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX60	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX61	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX62	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX63	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX64	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX65	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX66	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX67	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX68	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX69	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX70	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX71	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX72	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX73	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX74	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX75	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX76	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX77	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX78	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX79	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX80	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX81	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX82	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX83	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX84	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX85	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX86	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX87	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX88	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX89	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX90	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX91	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX92	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX93	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX94	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX95	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX96	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX97	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX98	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX99	
PCIE_CTX_C_GRX_P15	AG7	PEX_RX100	


Signal	Pin	Component	Value
PCIE_CTX_C_GRX_P15	AG6	PEX_TX0	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX1	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX2	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX3	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX4	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX5	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX6	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX7	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX8	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX9	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX10	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX11	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX12	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX13	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX14	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX15	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX16	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX17	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX18	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX19	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX20	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX21	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX22	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX23	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX24	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX25	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX26	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX27	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX28	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX29	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX30	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX31	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX32	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX33	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX34	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX35	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX36	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX37	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX38	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX39	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX40	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX41	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX42	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX43	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX44	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX45	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX46	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX47	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX48	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX49	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX50	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX51	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX52	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX53	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX54	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX55	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX56	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX57	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX58	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX59	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX60	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX61	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX62	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX63	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX64	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX65	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX66	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX67	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX68	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX69	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX70	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX71	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX72	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX73	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX74	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX75	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX76	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX77	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX78	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX79	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX80	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX81	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX82	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX83	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX84	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX85	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX86	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX87	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX88	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX89	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX90	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX91	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX92	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX93	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX94	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX95	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX96	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX97	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX98	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX99	
PCIE_CTX_C_GRX_P15	AG7	PEX_TX100	






change Y1 from SJ10000H200 to SJ10000G700 (S CRYSTAL 27MHZ 10PF +-10PPM 7V27000050) as PPM suggest. SJ10000G700 no symbol and footprint, with SJ10000G500(S CRYSTAL 25MHZ 10PF +-20PPM 7V25000014) instead.

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Rev	Customer	Document Number	401025
Rev		Date	Friday, July 12, 2013
		Sheet	23 of 61












Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	N14P_+VGA CORE, GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Doc No	Document Number	401025		Rev	1.1
Date:	Friday, July 12, 2013	Sheet	26	of	61






Mode D - Mirror Mode Mapping

Address	DATA Bus
FBx_CMD0	CS0#_L
FBx_CMD1	
FBx_CMD2	ODT_L
FBx_CMD3	CKE_L
FBx_CMD4	A14 A14
FBx_CMD5	RST RST
FBx_CMD6	A9 A9
FBx_CMD7	A7 A7
FBx_CMD8	A2 A2
FBx_CMD9	A0 A0
FBx_CMD10	A4 A4
FBx_CMD11	A1 A1
FBx_CMD12	BA0 BA0
FBx_CMD13	WE# WE#
FBx_CMD14	A15 A15
FBx_CMD15	CAS# CAS#
FBx_CMD16	CS0#_H
FBx_CMD17	
FBx_CMD18	ODT_H
FBx_CMD19	CKE_H
FBx_CMD20	A13 A13
FBx_CMD21	A8 A8
FBx_CMD22	A6 A6
FBx_CMD23	A11 A11
FBx_CMD24	A5 A5
FBx_CMD25	A3 A3
FBx_CMD26	BA2 BA2
FBx_CMD27	BA1 BA1
FBx_CMD28	A12 A12
FBx_CMD29	A10 A10
FBx_CMD30	RAS# RAS#





Security Classification	LC Future Center Secret Data		Title	N14P_MEM Interface	
Issued Date	2012/12/14	Deciphered Date	2012/12/21		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Customer	401025	Rev	1.1	Date	Friday, July 12, 2013
			Sheet	27	of 61

at least 16 mils width(optimal)
20 mils spacing to other signals/planes



CMD mapping mod Mode D

Address	DATA	Bus
FBx_CMD0	CS0#_L	32..63
FBx_CMD1		
FBx_CMD2	ODT#_L	
FBx_CMD3	CKE#_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18	ODT#_H	
FBx_CMD19	CKE#_H	
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	N14P_DDR3_A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Rev	1.1	Document Number	401025	Sheet	29 of 61
Date:	Friday, July 12, 2013				

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Blank4	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				<small>Size</small> <small>Document Number</small> Custom 401025	<small>Rev</small> 1.1
<small>Date:</small> Friday, July 12, 2013				<small>Sheet</small> 30 <small>of</small> 61	



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Blank5	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				<small>Size</small> Custom <small>Document Number</small> 401025 <small>Date</small> Friday, July 12, 2013	<small>Rev</small> 1.1 <small>Sheet</small> 31 of 61





Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

FB[1:0]	
0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

PCIE_MAX_SPEED	
0	Limit booting to PCIe Gen1
1	Allow booting to PCIe Gen 2/3

VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

PEX_PLL_EN_TERM	
0	Disable (Default)
1	Enable

PCIE_SPEED_CHANGE_GEN3	
0	Disable PCIe Gen3 operation
1	Enable PCIe Gen3 operation

USER Straps	
User[3:0]	
1000-1100	Customer defined


DP_PLL_VDD33V	
0	Reserved
1	Default


3GIO_PADCFG[3:0]	
0110	Gen1/Gen2 support only
0000	Gen3 support

GPU	FB Memory (DDR3)	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P_GV2	Samsung 1GHz K4W2G1646E-BC1A 128M x 16	0x7 PD 45.3K	PU 4.99K	PU 4.99K	PU 45.3K	PD 4.99K	PD 15K	PD 4.99K	PU 45.3K
	Micron 1GMHz MT41J128M16JT-093G:K 128M x 16	0x5 PD 30.1K							
	Hynix 1GMHz H5TC2G63FFR-11C 128M x 16	0x4 PD 24.9K							
	Samsung 900MHz K4W4G1646B-HC11 256M x 16	0x3 PD 20K							
	Micron 900MHz MT41K256M16HA-107G:E 256M x 16	0x1 PD 10K							


VRAM	X76	VRAM P/N
Samsung	X76409JVL01	SA00005SH10
	X76409JVL51 (1G 32Mx16)	
Micron	X76409JVL02	SA00005M100
	X76409JVL02 (2G 64Mx32)	
Hynix		

Security Classification	LC Future Center Secret Data		Title	N14P_MISC
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number 401025
Date:	Friday, July 12, 2013	Sheet	32 of 61	Rev 1.1





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	XDP_CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number 401025
				Date: Friday, July 12, 2013	Rev 1.1
				Sheet 33 of 61	



LCD POWER CIRCUIT







CMOS Camera






Touch Screen





Change R40,R51 to 0ohm jump






Security Classification				LC Future Center Secret Data				Title		HDMI_CONN	
Issued Date		2012/12/14		Deciphered Date		2012/12/21		Size		Document Number	
								Custom		401025	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.								Date:		Friday, July 12, 2013	
								Sheet		35 of 61	




Rev 1.1


CRT Connector






DL1/DL2
1'S PN:SC300003M00





Place Close to TL1





Place Close to TL2




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	LAN_Transformer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size 5 Document Number 401025 Date: Friday, July 12, 2013 Sheet 38 of 61
					Rev 1.1



internal pull up 1.2K to 1.5V
R for initial thermal shutdown temp




REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				
Size	Document Number	401025		Rev
Custom				1.1
Date:	Friday, July 12, 2013	Sheet	39 of 61	



Mini-Express Card(WLAN/WiMAX)







WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
* BT_CTRL (GPIO22)	H	L
PCH_BT_ON#	L	H

LEFT SIDE USB3.0 PORT X2




For EMI request
 USB2.0 choke ---> SM070001S0J
 USB3.0_Choke ---> SM070001S0J




Security Classification		LC Future Center Secret Data	
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		
USB 3.0 PORT (LEFT)		
Size	Document Number	401025
Custom		
Date:	Friday, July 12, 2013	Sheet 41 of 61
Rev	1.1	



SATA HDD Conn.











FOR 14" SATA ODD Conn.



FOR 15" Co-lay SATA ODD FFC Conn JODD2& JODD3.








Security Classification				LC Future Center Secret Data				Title	
Issued Date		2012/12/14		Deciphered Date		2012/12/21		HDD/ODD CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size	Document Number		401025		Rev		1.1		
Date:	Friday, July 12, 2013		Sheet		42		of 61		



Change RA1, RA6, RA7, RA9, RA11, RA14 to 0ohm jump


If AVDD2 is design to 1.5V, you will get better power consumption.








Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Rev	1.1
Date:	401025	Friday, July 12, 2013	Sheet 44 of 81

ON/OFF switch




K/B Connector




	14"	15"
KB_1	KS11_14	KS00_15
KB_2	KS17_14	KS12_15
KB_3	KS16_14	KS13_15
KB_4	KS09_14	KS01_15
KB_5	KS14_14	KS05_15
KB_6	KS15_14	KS10_15
KB_7	KS00_14	KS02_15
KB_8	KS12_14	KS07_15
KB_9	KS13_14	KS07_15
KB_10	KS05_14	KS08_15
KB_11	KS01_14	KS06_15
KB_12	KS10_14	KS03_15
KB_13	KS02_14	KS02_15
KB_14	KS04_14	KS03_15
KB_15	KS07_14	KS04_15
KB_16	KS08_14	KS01_14
KB_17	KS06_14	KS01_15
KB_18	KS03_14	KS05_15
KB_19	KS01_14	KS06_15
KB_20	KS01_14	KS07_15
KB_21	KS04_14	KB_LED_PWR_15
KB_22	KS01_14	CAPS_LED#_15
KB_23	KS01_14	VDD_15
KB_24	KS01_14	NUM_LED#_15


TP/B Connector




PWR/B Connector




Right Side USB2.0 Port X 1 (USB/B)




USB I/O Connector



LED (For 14")




LED (For 15")








Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/14	Deciphered Date	2012/12/21
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPTON DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>			
Size	Document Number	Rev	1.1
Count	401025	Date	Friday, 30/12/2012
Sheet	45	of	61


+5VALW to +5VS





+3VALW to +3VS



+3VS to +3VS_VGA











Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size: Custom Document Number: 401025 Date: Friday, July 12, 2013 Sheet: 46 of 61



Security Classification	LC Future Center Secret Data	
Issued Date	2012/12/14	Deciphered Date 2012/12/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		









Title	Power sequence Block	
Document Number	401025	
Date	Friday, July 12, 2013	Sheet 47 of 61
Rev	1.1	







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Virtual symbol	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	401025
				Date:	Friday, July 12, 2013
				Sheet	48 of 61
				Rev	0.3






Security Classification	LC Future Center Secret Data			Title	
Issued Date	2012/12/14	Deciphered Date	2012/12/21	Hole	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev
				401025	1.1
				Date: Friday, July 12, 2013	Sheet 49 of 61





Security Classification	LC Future Center Secret Data		Title			
Issued Date	2012/12/28	Deciphered Date	2012/12/28		Power Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				401025	1.1	
				Date: Friday, July 12, 2013	Sheet 50 of 61	




PH1 under CPU bottom side :
CPU thermal protection at 92+3 degree C
Recovery at 56 +3 degree C

For KB930 --> Keep PU1 circuit (Vth = 0.825V)
For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206, PH201, PR205, PR211, PQ201, PR208, PR212




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2012/12/28	Deciphered Date	2012/12/28	BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	Date:	Friday, July 12, 2013	Sheet	52 of 61
Custom	401025	Rev	1.1		




Place PC1045 close to PQ312

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/28	Deciphered Date	2012/12/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev
Size	Document Number	401025		1.1
Date:	Friday, July 12, 2013	Sheet	53	of 61





3VALWP VFB=2V TDC 6A OCP current 8.4A-10A Fsw=350KHZ	5VALWP TDC 6.5A OCP current 10.3A-12A Fsw=300KHZ
---	--


Security Classification LC Future Center Secret Data		Title 3VALWP/5VALWP	
Issued Date 2012/12/28	Deciphered Date 2012/12/28	Size Document Number	Rev 1.1
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>		Date: Friday, July 12, 2013	401025 <small>Sheet 54 of 61</small>



Current limit setting pin. The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.




27,46 FBVDDQ_PWR_EN





Current limit setting pin. The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Fsw=800KHZ
Vout=1.503V
OCP: 8A

VFB=0.8V
Vo=VFB*(1+PR613/PR615)
OCP:Min 4A



Security Classification	LC Future Center Secret Data		Title			
Issued Date	2012/12/28	Deciphered Date	2012/12/28		+1.35VS_VGA/+1.5VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	401025	1.1
				Date:	Friday, July 12, 2013	Sheet 56 of 61




Security Classification		LC Future Center Secret Data		Title	
Issued Date		2012/12/28	Deciphered Date	2012/12/28	+1.05VS/+1.05VS_VGA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	401025		Rev	1.1
Custom	Date:	Friday, July 12, 2013	Sheet	57	of 61



N14M-GE_GP117_Config_C
 N14P-GV2_GR208_Config_B

	B	C
R1	PR812 20	39
R2	PR811 20	30
R3	PR840 2	3
R4	PR815 18	24
R5	PR814 0	3
C(nF)	PC812 2.7	1.8






Thermistor near MOSFET
 trigger point 97 degree C.

N14P-GV2 25W
 Continue Current 35A
 Iocp=55A~60A
 PS0 Fsw=322KHZ
 PS1/PS2 Fsw=475KHZ
 Vboot=0.9V

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/28	Deciphered Date	2012/12/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Site	Document Number	401025	Rev 1.1
Date:	Friday, July 12, 2013	Sheet 58	of 61










Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/12/28	Deciphered Date	2012/12/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			
Size	Document Number	Date	Rev
	401025	Friday, July 12, 2013	1.1
Sheet 60		of 61	

+VCC_CORE



+VCC_CORE



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/12/28	Deciphered Date	2012/12/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size: Custom Document Number: 401025 Date: Friday, July 12, 2013 Sheet: 61 of 61
				Rev: 1.1